| 1 | /* SPDX-License-Identifier: GPL-2.0-only */
|
| 2 | /*
|
| 3 | * Copyright (c) 2015, Linaro Limited
|
| 4 | */
|
| 5 | |
| 6 | |
| 7 |
|
| 8 | |
| 9 | |
| 10 | |
| 11 | |
| 12 |
|
| 13 | /*
|
| 14 | * Wrap c macros in asm macros to delay expansion until after the
|
| 15 | * SMCCC asm macro is expanded.
|
| 16 | */
|
| 17 | .macro SMCCC_SMC
|
| 18 | __SMC(0)
|
| 19 | .endm
|
| 20 |
|
| 21 | .macro SMCCC_HVC
|
| 22 | __HVC(0)
|
| 23 | .endm
|
| 24 |
|
| 25 | .macro SMCCC instr
|
| 26 | UNWIND( .fnstart)
|
| 27 | mov r12, sp
|
| 28 | push {r4-r7}
|
| 29 | UNWIND( .save {r4-r7})
|
| 30 | ldm r12, {r4-r7}
|
| 31 | \instr
|
| 32 | ldr r4, [sp, |
| 33 | cmp r4, |
| 34 | beq 1f // No quirk structure
|
| 35 | ldr r5, [r4, |
| 36 | cmp r5, |
| 37 | bne 1f // No quirk present
|
| 38 | str r6, [r4, |
| 39 | 1: pop {r4-r7}
|
| 40 | ldr r12, [sp, |
| 41 | stm r12, {r0-r3}
|
| 42 | bx lr
|
| 43 | UNWIND( .fnend)
|
| 44 | .endm
|
| 45 |
|
| 46 | /*
|
| 47 | * void smccc_smc(unsigned long a0, unsigned long a1, unsigned long a2,
|
| 48 | * unsigned long a3, unsigned long a4, unsigned long a5,
|
| 49 | * unsigned long a6, unsigned long a7, struct arm_smccc_res *res,
|
| 50 | * struct arm_smccc_quirk *quirk)
|
| 51 | */
|
| 52 | ENTRY(__arm_smccc_smc)
|
| 53 | SMCCC SMCCC_SMC
|
| 54 | ENDPROC(__arm_smccc_smc)
|
| 55 |
|
| 56 | /*
|
| 57 | * void smccc_hvc(unsigned long a0, unsigned long a1, unsigned long a2,
|
| 58 | * unsigned long a3, unsigned long a4, unsigned long a5,
|
| 59 | * unsigned long a6, unsigned long a7, struct arm_smccc_res *res,
|
| 60 | * struct arm_smccc_quirk *quirk)
|
| 61 | */
|
| 62 | ENTRY(__arm_smccc_hvc)
|
| 63 | SMCCC SMCCC_HVC
|
| 64 | ENDPROC(__arm_smccc_hvc)
|