| 1 |
|
| 2 | |
| 3 | * Copyright (C) 2014 ARM Ltd.
|
| 4 |
|
| 5 | #ifndef __ASM_CPU_H
|
| 6 | #define __ASM_CPU_H
|
| 7 |
|
| 8 | #include <linux/cpu.h>
|
| 9 | #include <linux/init.h>
|
| 10 | #include <linux/percpu.h>
|
| 11 |
|
| 12 | |
| 13 | * Records attributes of an individual CPU.
|
| 14 |
|
| 15 | struct cpuinfo_32bit {
|
| 16 | u32 reg_id_dfr0;
|
| 17 | u32 reg_id_dfr1;
|
| 18 | u32 reg_id_isar0;
|
| 19 | u32 reg_id_isar1;
|
| 20 | u32 reg_id_isar2;
|
| 21 | u32 reg_id_isar3;
|
| 22 | u32 reg_id_isar4;
|
| 23 | u32 reg_id_isar5;
|
| 24 | u32 reg_id_isar6;
|
| 25 | u32 reg_id_mmfr0;
|
| 26 | u32 reg_id_mmfr1;
|
| 27 | u32 reg_id_mmfr2;
|
| 28 | u32 reg_id_mmfr3;
|
| 29 | u32 reg_id_mmfr4;
|
| 30 | u32 reg_id_mmfr5;
|
| 31 | u32 reg_id_pfr0;
|
| 32 | u32 reg_id_pfr1;
|
| 33 | u32 reg_id_pfr2;
|
| 34 |
|
| 35 | u32 reg_mvfr0;
|
| 36 | u32 reg_mvfr1;
|
| 37 | u32 reg_mvfr2;
|
| 38 | };
|
| 39 |
|
| 40 | struct cpuinfo_arm64 {
|
| 41 | struct kobject kobj;
|
| 42 | u64 reg_ctr;
|
| 43 | u64 reg_cntfrq;
|
| 44 | u64 reg_dczid;
|
| 45 | u64 reg_midr;
|
| 46 | u64 reg_revidr;
|
| 47 | u64 reg_aidr;
|
| 48 | u64 reg_gmid;
|
| 49 | u64 reg_smidr;
|
| 50 | u64 reg_mpamidr;
|
| 51 |
|
| 52 | u64 reg_id_aa64dfr0;
|
| 53 | u64 reg_id_aa64dfr1;
|
| 54 | u64 reg_id_aa64isar0;
|
| 55 | u64 reg_id_aa64isar1;
|
| 56 | u64 reg_id_aa64isar2;
|
| 57 | u64 reg_id_aa64isar3;
|
| 58 | u64 reg_id_aa64mmfr0;
|
| 59 | u64 reg_id_aa64mmfr1;
|
| 60 | u64 reg_id_aa64mmfr2;
|
| 61 | u64 reg_id_aa64mmfr3;
|
| 62 | u64 reg_id_aa64mmfr4;
|
| 63 | u64 reg_id_aa64pfr0;
|
| 64 | u64 reg_id_aa64pfr1;
|
| 65 | u64 reg_id_aa64pfr2;
|
| 66 | u64 reg_id_aa64zfr0;
|
| 67 | u64 reg_id_aa64smfr0;
|
| 68 | u64 reg_id_aa64fpfr0;
|
| 69 |
|
| 70 | struct cpuinfo_32bit aarch32;
|
| 71 | };
|
| 72 |
|
| 73 | DECLARE_PER_CPU(struct cpuinfo_arm64, cpu_data);
|
| 74 |
|
| 75 | void cpuinfo_store_cpu(void);
|
| 76 | void update_cpu_features(int cpu);
|
| 77 |
|
| 78 | void __init validate_ftr_regs(void);
|
| 79 |
|
| 80 | #endif
|