| 1 |
|
| 2 | #ifndef __PPC_FSL_SOC_H
|
| 3 | #define __PPC_FSL_SOC_H
|
| 4 | #ifdef __KERNEL__
|
| 5 |
|
| 6 | #include <asm/mmu.h>
|
| 7 |
|
| 8 | struct spi_device;
|
| 9 |
|
| 10 | extern phys_addr_t get_immrbase(void);
|
| 11 | #if defined(CONFIG_CPM) || defined(CONFIG_QUICC_ENGINE)
|
| 12 | extern u32 get_brgfreq(void);
|
| 13 | extern u32 get_baudrate(void);
|
| 14 | #else
|
| 15 | static inline u32 get_brgfreq(void) { return -1; }
|
| 16 | static inline u32 get_baudrate(void) { return -1; }
|
| 17 | #endif
|
| 18 | extern u32 fsl_get_sys_freq(void);
|
| 19 |
|
| 20 | struct spi_board_info;
|
| 21 | struct device_node;
|
| 22 |
|
| 23 |
|
| 24 | enum fsl_diu_monitor_port {
|
| 25 | FSL_DIU_PORT_DVI,
|
| 26 | FSL_DIU_PORT_LVDS,
|
| 27 | FSL_DIU_PORT_DLVDS
|
| 28 | };
|
| 29 |
|
| 30 | struct platform_diu_data_ops {
|
| 31 | u32 (*get_pixel_format)(enum fsl_diu_monitor_port port,
|
| 32 | unsigned int bpp);
|
| 33 | void (*set_gamma_table)(enum fsl_diu_monitor_port port,
|
| 34 | char *gamma_table_base);
|
| 35 | void (*set_monitor_port)(enum fsl_diu_monitor_port port);
|
| 36 | void (*set_pixel_clock)(unsigned int pixclock);
|
| 37 | enum fsl_diu_monitor_port (*valid_monitor_port)
|
| 38 | (enum fsl_diu_monitor_port port);
|
| 39 | void (*release_bootmem)(void);
|
| 40 | };
|
| 41 |
|
| 42 | extern struct platform_diu_data_ops diu_ops;
|
| 43 |
|
| 44 | void __noreturn fsl_hv_restart(char *cmd);
|
| 45 | void __noreturn fsl_hv_halt(void);
|
| 46 |
|
| 47 | #endif
|
| 48 | #endif
|