projects/linux·blob master · refs

1789 lines · 43.5 KiB

1// SPDX-License-Identifier: GPL-2.0
2// Copyright (c) 2011-2017, The Linux Foundation. All rights reserved.
3// Copyright (c) 2018, Linaro Limited
4
5#include <linux/irq.h>
6#include <linux/kernel.h>
7#include <linux/init.h>
8#include <linux/slab.h>
9#include <linux/interrupt.h>
10#include <linux/platform_device.h>
11#include <linux/dma-mapping.h>
12#include <linux/dmaengine.h>
13#include <linux/slimbus.h>
14#include <linux/delay.h>
15#include <linux/pm_runtime.h>
16#include <linux/mutex.h>
17#include <linux/notifier.h>
18#include <linux/remoteproc/qcom_rproc.h>
19#include <linux/of.h>
20#include <linux/io.h>
21#include <linux/soc/qcom/qmi.h>
22#include <linux/soc/qcom/pdr.h>
23#include <net/sock.h>
24#include "slimbus.h"
25
26/* NGD (Non-ported Generic Device) registers */
27#define NGD_CFG 0x0
28#define NGD_CFG_ENABLE BIT(0)
29#define NGD_CFG_RX_MSGQ_EN BIT(1)
30#define NGD_CFG_TX_MSGQ_EN BIT(2)
31#define NGD_STATUS 0x4
32#define NGD_LADDR BIT(1)
33#define NGD_RX_MSGQ_CFG 0x8
34#define NGD_INT_EN 0x10
35#define NGD_INT_RECFG_DONE BIT(24)
36#define NGD_INT_TX_NACKED_2 BIT(25)
37#define NGD_INT_MSG_BUF_CONTE BIT(26)
38#define NGD_INT_MSG_TX_INVAL BIT(27)
39#define NGD_INT_IE_VE_CHG BIT(28)
40#define NGD_INT_DEV_ERR BIT(29)
41#define NGD_INT_RX_MSG_RCVD BIT(30)
42#define NGD_INT_TX_MSG_SENT BIT(31)
43#define NGD_INT_STAT 0x14
44#define NGD_INT_CLR 0x18
45#define DEF_NGD_INT_MASK (NGD_INT_TX_NACKED_2 | NGD_INT_MSG_BUF_CONTE | \
46 NGD_INT_MSG_TX_INVAL | NGD_INT_IE_VE_CHG | \
47 NGD_INT_DEV_ERR | NGD_INT_TX_MSG_SENT | \
48 NGD_INT_RX_MSG_RCVD)
49
50/* Slimbus QMI service */
51#define SLIMBUS_QMI_SVC_ID 0x0301
52#define SLIMBUS_QMI_SVC_V1 1
53#define SLIMBUS_QMI_INS_ID 0
54#define SLIMBUS_QMI_SELECT_INSTANCE_REQ_V01 0x0020
55#define SLIMBUS_QMI_SELECT_INSTANCE_RESP_V01 0x0020
56#define SLIMBUS_QMI_POWER_REQ_V01 0x0021
57#define SLIMBUS_QMI_POWER_RESP_V01 0x0021
58#define SLIMBUS_QMI_CHECK_FRAMER_STATUS_REQ 0x0022
59#define SLIMBUS_QMI_CHECK_FRAMER_STATUS_RESP 0x0022
60#define SLIMBUS_QMI_POWER_REQ_MAX_MSG_LEN 14
61#define SLIMBUS_QMI_POWER_RESP_MAX_MSG_LEN 7
62#define SLIMBUS_QMI_SELECT_INSTANCE_REQ_MAX_MSG_LEN 14
63#define SLIMBUS_QMI_SELECT_INSTANCE_RESP_MAX_MSG_LEN 7
64#define SLIMBUS_QMI_CHECK_FRAMER_STAT_RESP_MAX_MSG_LEN 7
65/* QMI response timeout of 500ms */
66#define SLIMBUS_QMI_RESP_TOUT 1000
67
68/* User defined commands */
69#define SLIM_USR_MC_GENERIC_ACK 0x25
70#define SLIM_USR_MC_MASTER_CAPABILITY 0x0
71#define SLIM_USR_MC_REPORT_SATELLITE 0x1
72#define SLIM_USR_MC_ADDR_QUERY 0xD
73#define SLIM_USR_MC_ADDR_REPLY 0xE
74#define SLIM_USR_MC_DEFINE_CHAN 0x20
75#define SLIM_USR_MC_DEF_ACT_CHAN 0x21
76#define SLIM_USR_MC_CHAN_CTRL 0x23
77#define SLIM_USR_MC_RECONFIG_NOW 0x24
78#define SLIM_USR_MC_REQ_BW 0x28
79#define SLIM_USR_MC_CONNECT_SRC 0x2C
80#define SLIM_USR_MC_CONNECT_SINK 0x2D
81#define SLIM_USR_MC_DISCONNECT_PORT 0x2E
82#define SLIM_USR_MC_REPEAT_CHANGE_VALUE 0x0
83
84#define SLIM_RX_MSGQ_TIMEOUT_VAL 0x10000
85
86#define SLIM_LA_MGR 0xFF
87#define SLIM_ROOT_FREQ 24576000
88#define LADDR_RETRY 5
89
90/* Per spec.max 40 bytes per received message */
91#define SLIM_MSGQ_BUF_LEN 40
92#define QCOM_SLIM_NGD_DESC_NUM 32
93
94#define SLIM_MSG_ASM_FIRST_WORD(l, mt, mc, dt, ad) \
95 ((l) | ((mt) << 5) | ((mc) << 8) | ((dt) << 15) | ((ad) << 16))
96
97#define INIT_MX_RETRIES 10
98#define DEF_RETRY_MS 10
99#define SAT_MAGIC_LSB 0xD9
100#define SAT_MAGIC_MSB 0xC5
101#define SAT_MSG_VER 0x1
102#define SAT_MSG_PROT 0x1
103#define to_ngd(d) container_of(d, struct qcom_slim_ngd, dev)
104
105struct ngd_reg_offset_data {
106 u32 offset, size;
107};
108
109static const struct ngd_reg_offset_data ngd_v1_5_offset_info = {
110 .offset = 0x1000,
111 .size = 0x1000,
112};
113
114enum qcom_slim_ngd_state {
115 QCOM_SLIM_NGD_CTRL_AWAKE,
116 QCOM_SLIM_NGD_CTRL_IDLE,
117 QCOM_SLIM_NGD_CTRL_ASLEEP,
118 QCOM_SLIM_NGD_CTRL_DOWN,
119};
120
121struct qcom_slim_ngd_qmi {
122 struct qmi_handle qmi;
123 struct sockaddr_qrtr svc_info;
124 struct qmi_handle svc_event_hdl;
125 struct qmi_response_type_v01 resp;
126 struct qmi_handle *handle;
127 struct completion qmi_comp;
128};
129
130struct qcom_slim_ngd_ctrl;
131struct qcom_slim_ngd;
132
133struct qcom_slim_ngd_dma_desc {
134 struct dma_async_tx_descriptor *desc;
135 struct qcom_slim_ngd_ctrl *ctrl;
136 struct completion *comp;
137 dma_cookie_t cookie;
138 dma_addr_t phys;
139 void *base;
140};
141
142struct qcom_slim_ngd {
143 struct platform_device *pdev;
144 void __iomem *base;
145 int id;
146};
147
148struct qcom_slim_ngd_ctrl {
149 struct slim_framer framer;
150 struct slim_controller ctrl;
151 struct qcom_slim_ngd_qmi qmi;
152 struct qcom_slim_ngd *ngd;
153 struct device *dev;
154 void __iomem *base;
155 struct dma_chan *dma_rx_channel;
156 struct dma_chan *dma_tx_channel;
157 struct qcom_slim_ngd_dma_desc rx_desc[QCOM_SLIM_NGD_DESC_NUM];
158 struct qcom_slim_ngd_dma_desc txdesc[QCOM_SLIM_NGD_DESC_NUM];
159 struct completion reconf;
160 struct work_struct m_work;
161 struct work_struct ngd_up_work;
162 struct workqueue_struct *mwq;
163 struct completion qmi_up;
164 spinlock_t tx_buf_lock;
165 struct mutex tx_lock;
166 struct mutex ssr_lock;
167 struct notifier_block nb;
168 void *notifier;
169 struct pdr_handle *pdr;
170 enum qcom_slim_ngd_state state;
171 dma_addr_t rx_phys_base;
172 dma_addr_t tx_phys_base;
173 void *rx_base;
174 void *tx_base;
175 int tx_tail;
176 int tx_head;
177 u32 ver;
178};
179
180enum slimbus_mode_enum_type_v01 {
181 /* To force a 32 bit signed enum. Do not change or use*/
182 SLIMBUS_MODE_ENUM_TYPE_MIN_ENUM_VAL_V01 = INT_MIN,
183 SLIMBUS_MODE_SATELLITE_V01 = 1,
184 SLIMBUS_MODE_MASTER_V01 = 2,
185 SLIMBUS_MODE_ENUM_TYPE_MAX_ENUM_VAL_V01 = INT_MAX,
186};
187
188enum slimbus_pm_enum_type_v01 {
189 /* To force a 32 bit signed enum. Do not change or use*/
190 SLIMBUS_PM_ENUM_TYPE_MIN_ENUM_VAL_V01 = INT_MIN,
191 SLIMBUS_PM_INACTIVE_V01 = 1,
192 SLIMBUS_PM_ACTIVE_V01 = 2,
193 SLIMBUS_PM_ENUM_TYPE_MAX_ENUM_VAL_V01 = INT_MAX,
194};
195
196enum slimbus_resp_enum_type_v01 {
197 SLIMBUS_RESP_ENUM_TYPE_MIN_VAL_V01 = INT_MIN,
198 SLIMBUS_RESP_SYNCHRONOUS_V01 = 1,
199 SLIMBUS_RESP_ENUM_TYPE_MAX_VAL_V01 = INT_MAX,
200};
201
202struct slimbus_select_inst_req_msg_v01 {
203 uint32_t instance;
204 uint8_t mode_valid;
205 enum slimbus_mode_enum_type_v01 mode;
206};
207
208struct slimbus_select_inst_resp_msg_v01 {
209 struct qmi_response_type_v01 resp;
210};
211
212struct slimbus_power_req_msg_v01 {
213 enum slimbus_pm_enum_type_v01 pm_req;
214 uint8_t resp_type_valid;
215 enum slimbus_resp_enum_type_v01 resp_type;
216};
217
218struct slimbus_power_resp_msg_v01 {
219 struct qmi_response_type_v01 resp;
220};
221
222static const struct qmi_elem_info slimbus_select_inst_req_msg_v01_ei[] = {
223 {
224 .data_type = QMI_UNSIGNED_4_BYTE,
225 .elem_len = 1,
226 .elem_size = sizeof(uint32_t),
227 .array_type = NO_ARRAY,
228 .tlv_type = 0x01,
229 .offset = offsetof(struct slimbus_select_inst_req_msg_v01,
230 instance),
231 .ei_array = NULL,
232 },
233 {
234 .data_type = QMI_OPT_FLAG,
235 .elem_len = 1,
236 .elem_size = sizeof(uint8_t),
237 .array_type = NO_ARRAY,
238 .tlv_type = 0x10,
239 .offset = offsetof(struct slimbus_select_inst_req_msg_v01,
240 mode_valid),
241 .ei_array = NULL,
242 },
243 {
244 .data_type = QMI_UNSIGNED_4_BYTE,
245 .elem_len = 1,
246 .elem_size = sizeof(enum slimbus_mode_enum_type_v01),
247 .array_type = NO_ARRAY,
248 .tlv_type = 0x10,
249 .offset = offsetof(struct slimbus_select_inst_req_msg_v01,
250 mode),
251 .ei_array = NULL,
252 },
253 {
254 .data_type = QMI_EOTI,
255 .elem_len = 0,
256 .elem_size = 0,
257 .array_type = NO_ARRAY,
258 .tlv_type = 0x00,
259 .offset = 0,
260 .ei_array = NULL,
261 },
262};
263
264static const struct qmi_elem_info slimbus_select_inst_resp_msg_v01_ei[] = {
265 {
266 .data_type = QMI_STRUCT,
267 .elem_len = 1,
268 .elem_size = sizeof(struct qmi_response_type_v01),
269 .array_type = NO_ARRAY,
270 .tlv_type = 0x02,
271 .offset = offsetof(struct slimbus_select_inst_resp_msg_v01,
272 resp),
273 .ei_array = qmi_response_type_v01_ei,
274 },
275 {
276 .data_type = QMI_EOTI,
277 .elem_len = 0,
278 .elem_size = 0,
279 .array_type = NO_ARRAY,
280 .tlv_type = 0x00,
281 .offset = 0,
282 .ei_array = NULL,
283 },
284};
285
286static const struct qmi_elem_info slimbus_power_req_msg_v01_ei[] = {
287 {
288 .data_type = QMI_UNSIGNED_4_BYTE,
289 .elem_len = 1,
290 .elem_size = sizeof(enum slimbus_pm_enum_type_v01),
291 .array_type = NO_ARRAY,
292 .tlv_type = 0x01,
293 .offset = offsetof(struct slimbus_power_req_msg_v01,
294 pm_req),
295 .ei_array = NULL,
296 },
297 {
298 .data_type = QMI_OPT_FLAG,
299 .elem_len = 1,
300 .elem_size = sizeof(uint8_t),
301 .array_type = NO_ARRAY,
302 .tlv_type = 0x10,
303 .offset = offsetof(struct slimbus_power_req_msg_v01,
304 resp_type_valid),
305 },
306 {
307 .data_type = QMI_SIGNED_4_BYTE_ENUM,
308 .elem_len = 1,
309 .elem_size = sizeof(enum slimbus_resp_enum_type_v01),
310 .array_type = NO_ARRAY,
311 .tlv_type = 0x10,
312 .offset = offsetof(struct slimbus_power_req_msg_v01,
313 resp_type),
314 },
315 {
316 .data_type = QMI_EOTI,
317 .elem_len = 0,
318 .elem_size = 0,
319 .array_type = NO_ARRAY,
320 .tlv_type = 0x00,
321 .offset = 0,
322 .ei_array = NULL,
323 },
324};
325
326static const struct qmi_elem_info slimbus_power_resp_msg_v01_ei[] = {
327 {
328 .data_type = QMI_STRUCT,
329 .elem_len = 1,
330 .elem_size = sizeof(struct qmi_response_type_v01),
331 .array_type = NO_ARRAY,
332 .tlv_type = 0x02,
333 .offset = offsetof(struct slimbus_power_resp_msg_v01, resp),
334 .ei_array = qmi_response_type_v01_ei,
335 },
336 {
337 .data_type = QMI_EOTI,
338 .elem_len = 0,
339 .elem_size = 0,
340 .array_type = NO_ARRAY,
341 .tlv_type = 0x00,
342 .offset = 0,
343 .ei_array = NULL,
344 },
345};
346
347static int qcom_slim_qmi_send_select_inst_req(struct qcom_slim_ngd_ctrl *ctrl,
348 struct slimbus_select_inst_req_msg_v01 *req)
349{
350 struct slimbus_select_inst_resp_msg_v01 resp = { { 0, 0 } };
351 struct qmi_txn txn;
352 int rc;
353
354 rc = qmi_txn_init(ctrl->qmi.handle, &txn,
355 slimbus_select_inst_resp_msg_v01_ei, &resp);
356 if (rc < 0) {
357 dev_err(ctrl->dev, "QMI TXN init fail: %d\n", rc);
358 return rc;
359 }
360
361 rc = qmi_send_request(ctrl->qmi.handle, NULL, &txn,
362 SLIMBUS_QMI_SELECT_INSTANCE_REQ_V01,
363 SLIMBUS_QMI_SELECT_INSTANCE_REQ_MAX_MSG_LEN,
364 slimbus_select_inst_req_msg_v01_ei, req);
365 if (rc < 0) {
366 dev_err(ctrl->dev, "QMI send req fail %d\n", rc);
367 qmi_txn_cancel(&txn);
368 return rc;
369 }
370
371 rc = qmi_txn_wait(&txn, SLIMBUS_QMI_RESP_TOUT);
372 if (rc < 0) {
373 dev_err(ctrl->dev, "QMI TXN wait fail: %d\n", rc);
374 return rc;
375 }
376 /* Check the response */
377 if (resp.resp.result != QMI_RESULT_SUCCESS_V01) {
378 dev_err(ctrl->dev, "QMI request failed 0x%x\n",
379 resp.resp.result);
380 return -EREMOTEIO;
381 }
382
383 return 0;
384}
385
386static void qcom_slim_qmi_power_resp_cb(struct qmi_handle *handle,
387 struct sockaddr_qrtr *sq,
388 struct qmi_txn *txn, const void *data)
389{
390 struct slimbus_power_resp_msg_v01 *resp;
391
392 resp = (struct slimbus_power_resp_msg_v01 *)data;
393 if (resp->resp.result != QMI_RESULT_SUCCESS_V01)
394 pr_err("QMI power request failed 0x%x\n",
395 resp->resp.result);
396
397 complete(&txn->completion);
398}
399
400static int qcom_slim_qmi_send_power_request(struct qcom_slim_ngd_ctrl *ctrl,
401 struct slimbus_power_req_msg_v01 *req)
402{
403 struct slimbus_power_resp_msg_v01 resp = { { 0, 0 } };
404 struct qmi_txn txn;
405 int rc;
406
407 rc = qmi_txn_init(ctrl->qmi.handle, &txn,
408 slimbus_power_resp_msg_v01_ei, &resp);
409
410 rc = qmi_send_request(ctrl->qmi.handle, NULL, &txn,
411 SLIMBUS_QMI_POWER_REQ_V01,
412 SLIMBUS_QMI_POWER_REQ_MAX_MSG_LEN,
413 slimbus_power_req_msg_v01_ei, req);
414 if (rc < 0) {
415 dev_err(ctrl->dev, "QMI send req fail %d\n", rc);
416 qmi_txn_cancel(&txn);
417 return rc;
418 }
419
420 rc = qmi_txn_wait(&txn, SLIMBUS_QMI_RESP_TOUT);
421 if (rc < 0) {
422 dev_err(ctrl->dev, "QMI TXN wait fail: %d\n", rc);
423 return rc;
424 }
425
426 /* Check the response */
427 if (resp.resp.result != QMI_RESULT_SUCCESS_V01) {
428 dev_err(ctrl->dev, "QMI request failed 0x%x\n",
429 resp.resp.result);
430 return -EREMOTEIO;
431 }
432
433 return 0;
434}
435
436static const struct qmi_msg_handler qcom_slim_qmi_msg_handlers[] = {
437 {
438 .type = QMI_RESPONSE,
439 .msg_id = SLIMBUS_QMI_POWER_RESP_V01,
440 .ei = slimbus_power_resp_msg_v01_ei,
441 .decoded_size = sizeof(struct slimbus_power_resp_msg_v01),
442 .fn = qcom_slim_qmi_power_resp_cb,
443 },
444 {}
445};
446
447static int qcom_slim_qmi_init(struct qcom_slim_ngd_ctrl *ctrl,
448 bool apps_is_master)
449{
450 struct slimbus_select_inst_req_msg_v01 req;
451 struct qmi_handle *handle;
452 int rc;
453
454 handle = devm_kzalloc(ctrl->dev, sizeof(*handle), GFP_KERNEL);
455 if (!handle)
456 return -ENOMEM;
457
458 rc = qmi_handle_init(handle, SLIMBUS_QMI_POWER_REQ_MAX_MSG_LEN,
459 NULL, qcom_slim_qmi_msg_handlers);
460 if (rc < 0) {
461 dev_err(ctrl->dev, "QMI client init failed: %d\n", rc);
462 goto qmi_handle_init_failed;
463 }
464
465 rc = kernel_connect(handle->sock,
466 (struct sockaddr_unsized *)&ctrl->qmi.svc_info,
467 sizeof(ctrl->qmi.svc_info), 0);
468 if (rc < 0) {
469 dev_err(ctrl->dev, "Remote Service connect failed: %d\n", rc);
470 goto qmi_connect_to_service_failed;
471 }
472
473 /* Instance is 0 based */
474 req.instance = (ctrl->ngd->id >> 1);
475 req.mode_valid = 1;
476
477 /* Mode indicates the role of the ADSP */
478 if (apps_is_master)
479 req.mode = SLIMBUS_MODE_SATELLITE_V01;
480 else
481 req.mode = SLIMBUS_MODE_MASTER_V01;
482
483 ctrl->qmi.handle = handle;
484
485 rc = qcom_slim_qmi_send_select_inst_req(ctrl, &req);
486 if (rc) {
487 dev_err(ctrl->dev, "failed to select h/w instance\n");
488 goto qmi_select_instance_failed;
489 }
490
491 return 0;
492
493qmi_select_instance_failed:
494 ctrl->qmi.handle = NULL;
495qmi_connect_to_service_failed:
496 qmi_handle_release(handle);
497qmi_handle_init_failed:
498 devm_kfree(ctrl->dev, handle);
499 return rc;
500}
501
502static void qcom_slim_qmi_exit(struct qcom_slim_ngd_ctrl *ctrl)
503{
504 if (!ctrl->qmi.handle)
505 return;
506
507 qmi_handle_release(ctrl->qmi.handle);
508 devm_kfree(ctrl->dev, ctrl->qmi.handle);
509 ctrl->qmi.handle = NULL;
510}
511
512static int qcom_slim_qmi_power_request(struct qcom_slim_ngd_ctrl *ctrl,
513 bool active)
514{
515 struct slimbus_power_req_msg_v01 req;
516
517 if (active)
518 req.pm_req = SLIMBUS_PM_ACTIVE_V01;
519 else
520 req.pm_req = SLIMBUS_PM_INACTIVE_V01;
521
522 req.resp_type_valid = 0;
523
524 return qcom_slim_qmi_send_power_request(ctrl, &req);
525}
526
527static u32 *qcom_slim_ngd_tx_msg_get(struct qcom_slim_ngd_ctrl *ctrl, int len,
528 struct completion *comp)
529{
530 struct qcom_slim_ngd_dma_desc *desc;
531 unsigned long flags;
532
533 spin_lock_irqsave(&ctrl->tx_buf_lock, flags);
534
535 if ((ctrl->tx_tail + 1) % QCOM_SLIM_NGD_DESC_NUM == ctrl->tx_head) {
536 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
537 return NULL;
538 }
539 desc = &ctrl->txdesc[ctrl->tx_tail];
540 desc->base = ctrl->tx_base + ctrl->tx_tail * SLIM_MSGQ_BUF_LEN;
541 desc->comp = comp;
542 ctrl->tx_tail = (ctrl->tx_tail + 1) % QCOM_SLIM_NGD_DESC_NUM;
543
544 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
545
546 return desc->base;
547}
548
549static void qcom_slim_ngd_tx_msg_dma_cb(void *args)
550{
551 struct qcom_slim_ngd_dma_desc *desc = args;
552 struct qcom_slim_ngd_ctrl *ctrl = desc->ctrl;
553 unsigned long flags;
554
555 spin_lock_irqsave(&ctrl->tx_buf_lock, flags);
556
557 if (desc->comp) {
558 complete(desc->comp);
559 desc->comp = NULL;
560 }
561
562 ctrl->tx_head = (ctrl->tx_head + 1) % QCOM_SLIM_NGD_DESC_NUM;
563 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
564}
565
566static int qcom_slim_ngd_tx_msg_post(struct qcom_slim_ngd_ctrl *ctrl,
567 void *buf, int len)
568{
569 struct qcom_slim_ngd_dma_desc *desc;
570 unsigned long flags;
571 int index, offset;
572
573 spin_lock_irqsave(&ctrl->tx_buf_lock, flags);
574 offset = buf - ctrl->tx_base;
575 index = offset/SLIM_MSGQ_BUF_LEN;
576
577 desc = &ctrl->txdesc[index];
578 desc->phys = ctrl->tx_phys_base + offset;
579 desc->base = ctrl->tx_base + offset;
580 desc->ctrl = ctrl;
581 len = (len + 3) & 0xfc;
582
583 desc->desc = dmaengine_prep_slave_single(ctrl->dma_tx_channel,
584 desc->phys, len,
585 DMA_MEM_TO_DEV,
586 DMA_PREP_INTERRUPT);
587 if (!desc->desc) {
588 dev_err(ctrl->dev, "unable to prepare channel\n");
589 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
590 return -EINVAL;
591 }
592
593 desc->desc->callback = qcom_slim_ngd_tx_msg_dma_cb;
594 desc->desc->callback_param = desc;
595 desc->desc->cookie = dmaengine_submit(desc->desc);
596 dma_async_issue_pending(ctrl->dma_tx_channel);
597 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
598
599 return 0;
600}
601
602static void qcom_slim_ngd_rx(struct qcom_slim_ngd_ctrl *ctrl, u8 *buf)
603{
604 u8 mc, mt, len;
605
606 mt = SLIM_HEADER_GET_MT(buf[0]);
607 len = SLIM_HEADER_GET_RL(buf[0]);
608 mc = SLIM_HEADER_GET_MC(buf[1]);
609
610 if (mc == SLIM_USR_MC_MASTER_CAPABILITY &&
611 mt == SLIM_MSG_MT_SRC_REFERRED_USER)
612 queue_work(ctrl->mwq, &ctrl->m_work);
613
614 if (mc == SLIM_MSG_MC_REPLY_INFORMATION ||
615 mc == SLIM_MSG_MC_REPLY_VALUE || (mc == SLIM_USR_MC_ADDR_REPLY &&
616 mt == SLIM_MSG_MT_SRC_REFERRED_USER) ||
617 (mc == SLIM_USR_MC_GENERIC_ACK &&
618 mt == SLIM_MSG_MT_SRC_REFERRED_USER)) {
619 slim_msg_response(&ctrl->ctrl, &buf[4], buf[3], len - 4);
620 pm_runtime_mark_last_busy(ctrl->ctrl.dev);
621 }
622}
623
624static void qcom_slim_ngd_rx_msgq_cb(void *args)
625{
626 struct qcom_slim_ngd_dma_desc *desc = args;
627 struct qcom_slim_ngd_ctrl *ctrl = desc->ctrl;
628
629 qcom_slim_ngd_rx(ctrl, (u8 *)desc->base);
630 /* Add descriptor back to the queue */
631 desc->desc = dmaengine_prep_slave_single(ctrl->dma_rx_channel,
632 desc->phys, SLIM_MSGQ_BUF_LEN,
633 DMA_DEV_TO_MEM,
634 DMA_PREP_INTERRUPT);
635 if (!desc->desc) {
636 dev_err(ctrl->dev, "Unable to prepare rx channel\n");
637 return;
638 }
639
640 desc->desc->callback = qcom_slim_ngd_rx_msgq_cb;
641 desc->desc->callback_param = desc;
642 desc->desc->cookie = dmaengine_submit(desc->desc);
643 dma_async_issue_pending(ctrl->dma_rx_channel);
644}
645
646static int qcom_slim_ngd_post_rx_msgq(struct qcom_slim_ngd_ctrl *ctrl)
647{
648 struct qcom_slim_ngd_dma_desc *desc;
649 int i;
650
651 for (i = 0; i < QCOM_SLIM_NGD_DESC_NUM; i++) {
652 desc = &ctrl->rx_desc[i];
653 desc->phys = ctrl->rx_phys_base + i * SLIM_MSGQ_BUF_LEN;
654 desc->ctrl = ctrl;
655 desc->base = ctrl->rx_base + i * SLIM_MSGQ_BUF_LEN;
656 desc->desc = dmaengine_prep_slave_single(ctrl->dma_rx_channel,
657 desc->phys, SLIM_MSGQ_BUF_LEN,
658 DMA_DEV_TO_MEM,
659 DMA_PREP_INTERRUPT);
660 if (!desc->desc) {
661 dev_err(ctrl->dev, "Unable to prepare rx channel\n");
662 return -EINVAL;
663 }
664
665 desc->desc->callback = qcom_slim_ngd_rx_msgq_cb;
666 desc->desc->callback_param = desc;
667 desc->desc->cookie = dmaengine_submit(desc->desc);
668 }
669 dma_async_issue_pending(ctrl->dma_rx_channel);
670
671 return 0;
672}
673
674static int qcom_slim_ngd_init_rx_msgq(struct qcom_slim_ngd_ctrl *ctrl)
675{
676 struct device *dev = ctrl->dev;
677 int ret, size;
678
679 ctrl->dma_rx_channel = dma_request_chan(dev, "rx");
680 if (IS_ERR(ctrl->dma_rx_channel)) {
681 dev_err(dev, "Failed to request RX dma channel");
682 ret = PTR_ERR(ctrl->dma_rx_channel);
683 ctrl->dma_rx_channel = NULL;
684 return ret;
685 }
686
687 size = QCOM_SLIM_NGD_DESC_NUM * SLIM_MSGQ_BUF_LEN;
688 ctrl->rx_base = dma_alloc_coherent(dev, size, &ctrl->rx_phys_base,
689 GFP_KERNEL);
690 if (!ctrl->rx_base) {
691 ret = -ENOMEM;
692 goto rel_rx;
693 }
694
695 ret = qcom_slim_ngd_post_rx_msgq(ctrl);
696 if (ret) {
697 dev_err(dev, "post_rx_msgq() failed 0x%x\n", ret);
698 goto rx_post_err;
699 }
700
701 return 0;
702
703rx_post_err:
704 dma_free_coherent(dev, size, ctrl->rx_base, ctrl->rx_phys_base);
705rel_rx:
706 dma_release_channel(ctrl->dma_rx_channel);
707 return ret;
708}
709
710static int qcom_slim_ngd_init_tx_msgq(struct qcom_slim_ngd_ctrl *ctrl)
711{
712 struct device *dev = ctrl->dev;
713 unsigned long flags;
714 int ret = 0;
715 int size;
716
717 ctrl->dma_tx_channel = dma_request_chan(dev, "tx");
718 if (IS_ERR(ctrl->dma_tx_channel)) {
719 dev_err(dev, "Failed to request TX dma channel");
720 ret = PTR_ERR(ctrl->dma_tx_channel);
721 ctrl->dma_tx_channel = NULL;
722 return ret;
723 }
724
725 size = ((QCOM_SLIM_NGD_DESC_NUM + 1) * SLIM_MSGQ_BUF_LEN);
726 ctrl->tx_base = dma_alloc_coherent(dev, size, &ctrl->tx_phys_base,
727 GFP_KERNEL);
728 if (!ctrl->tx_base) {
729 ret = -EINVAL;
730 goto rel_tx;
731 }
732
733 spin_lock_irqsave(&ctrl->tx_buf_lock, flags);
734 ctrl->tx_tail = 0;
735 ctrl->tx_head = 0;
736 spin_unlock_irqrestore(&ctrl->tx_buf_lock, flags);
737
738 return 0;
739rel_tx:
740 dma_release_channel(ctrl->dma_tx_channel);
741 return ret;
742}
743
744static int qcom_slim_ngd_init_dma(struct qcom_slim_ngd_ctrl *ctrl)
745{
746 int ret = 0;
747
748 ret = qcom_slim_ngd_init_rx_msgq(ctrl);
749 if (ret) {
750 dev_err(ctrl->dev, "rx dma init failed\n");
751 return ret;
752 }
753
754 ret = qcom_slim_ngd_init_tx_msgq(ctrl);
755 if (ret)
756 dev_err(ctrl->dev, "tx dma init failed\n");
757
758 return ret;
759}
760
761static irqreturn_t qcom_slim_ngd_interrupt(int irq, void *d)
762{
763 struct qcom_slim_ngd_ctrl *ctrl = d;
764 void __iomem *base = ctrl->ngd->base;
765 u32 stat;
766
767 if (pm_runtime_suspended(ctrl->ctrl.dev)) {
768 dev_warn_once(ctrl->dev, "Interrupt received while suspended\n");
769 return IRQ_NONE;
770 }
771
772 stat = readl(base + NGD_INT_STAT);
773
774 if ((stat & NGD_INT_MSG_BUF_CONTE) ||
775 (stat & NGD_INT_MSG_TX_INVAL) || (stat & NGD_INT_DEV_ERR) ||
776 (stat & NGD_INT_TX_NACKED_2)) {
777 dev_err(ctrl->dev, "Error Interrupt received 0x%x\n", stat);
778 }
779
780 writel(stat, base + NGD_INT_CLR);
781
782 return IRQ_HANDLED;
783}
784
785static int qcom_slim_ngd_xfer_msg(struct slim_controller *sctrl,
786 struct slim_msg_txn *txn)
787{
788 struct qcom_slim_ngd_ctrl *ctrl = dev_get_drvdata(sctrl->dev);
789 DECLARE_COMPLETION_ONSTACK(tx_sent);
790 DECLARE_COMPLETION_ONSTACK(done);
791 int ret, i;
792 unsigned long time_left;
793 u8 wbuf[SLIM_MSGQ_BUF_LEN];
794 u8 rbuf[SLIM_MSGQ_BUF_LEN];
795 u32 *pbuf;
796 u8 *puc;
797 u8 la = txn->la;
798 bool usr_msg = false;
799
800 if (txn->mt == SLIM_MSG_MT_CORE &&
801 (txn->mc >= SLIM_MSG_MC_BEGIN_RECONFIGURATION &&
802 txn->mc <= SLIM_MSG_MC_RECONFIGURE_NOW))
803 return 0;
804
805 if (txn->dt == SLIM_MSG_DEST_ENUMADDR)
806 return -EPROTONOSUPPORT;
807
808 if (txn->msg->num_bytes > SLIM_MSGQ_BUF_LEN ||
809 txn->rl > SLIM_MSGQ_BUF_LEN) {
810 dev_err(ctrl->dev, "msg exceeds HW limit\n");
811 return -EINVAL;
812 }
813
814 pbuf = qcom_slim_ngd_tx_msg_get(ctrl, txn->rl, &tx_sent);
815 if (!pbuf) {
816 dev_err(ctrl->dev, "Message buffer unavailable\n");
817 return -ENOMEM;
818 }
819
820 if (txn->mt == SLIM_MSG_MT_CORE &&
821 (txn->mc == SLIM_MSG_MC_CONNECT_SOURCE ||
822 txn->mc == SLIM_MSG_MC_CONNECT_SINK ||
823 txn->mc == SLIM_MSG_MC_DISCONNECT_PORT)) {
824 txn->mt = SLIM_MSG_MT_DEST_REFERRED_USER;
825 switch (txn->mc) {
826 case SLIM_MSG_MC_CONNECT_SOURCE:
827 txn->mc = SLIM_USR_MC_CONNECT_SRC;
828 break;
829 case SLIM_MSG_MC_CONNECT_SINK:
830 txn->mc = SLIM_USR_MC_CONNECT_SINK;
831 break;
832 case SLIM_MSG_MC_DISCONNECT_PORT:
833 txn->mc = SLIM_USR_MC_DISCONNECT_PORT;
834 break;
835 default:
836 return -EINVAL;
837 }
838
839 usr_msg = true;
840 i = 0;
841 wbuf[i++] = txn->la;
842 la = SLIM_LA_MGR;
843 wbuf[i++] = txn->msg->wbuf[0];
844 if (txn->mc != SLIM_USR_MC_DISCONNECT_PORT)
845 wbuf[i++] = txn->msg->wbuf[1];
846
847 txn->comp = &done;
848 ret = slim_alloc_txn_tid(sctrl, txn);
849 if (ret) {
850 dev_err(ctrl->dev, "Unable to allocate TID\n");
851 return ret;
852 }
853
854 wbuf[i++] = txn->tid;
855
856 txn->msg->num_bytes = i;
857 txn->msg->wbuf = wbuf;
858 txn->msg->rbuf = rbuf;
859 txn->rl = txn->msg->num_bytes + 4;
860 }
861
862 /* HW expects length field to be excluded */
863 txn->rl--;
864 puc = (u8 *)pbuf;
865 *pbuf = 0;
866 if (txn->dt == SLIM_MSG_DEST_LOGICALADDR) {
867 *pbuf = SLIM_MSG_ASM_FIRST_WORD(txn->rl, txn->mt, txn->mc, 0,
868 la);
869 puc += 3;
870 } else {
871 *pbuf = SLIM_MSG_ASM_FIRST_WORD(txn->rl, txn->mt, txn->mc, 1,
872 la);
873 puc += 2;
874 }
875
876 if (slim_tid_txn(txn->mt, txn->mc))
877 *(puc++) = txn->tid;
878
879 if (slim_ec_txn(txn->mt, txn->mc)) {
880 *(puc++) = (txn->ec & 0xFF);
881 *(puc++) = (txn->ec >> 8) & 0xFF;
882 }
883
884 if (txn->msg && txn->msg->wbuf)
885 memcpy(puc, txn->msg->wbuf, txn->msg->num_bytes);
886
887 mutex_lock(&ctrl->tx_lock);
888 ret = qcom_slim_ngd_tx_msg_post(ctrl, pbuf, txn->rl);
889 if (ret) {
890 mutex_unlock(&ctrl->tx_lock);
891 return ret;
892 }
893
894 time_left = wait_for_completion_timeout(&tx_sent, HZ);
895 if (!time_left) {
896 dev_err(sctrl->dev, "TX timed out:MC:0x%x,mt:0x%x", txn->mc,
897 txn->mt);
898 mutex_unlock(&ctrl->tx_lock);
899 return -ETIMEDOUT;
900 }
901
902 if (usr_msg) {
903 time_left = wait_for_completion_timeout(&done, HZ);
904 if (!time_left) {
905 dev_err(sctrl->dev, "TX timed out:MC:0x%x,mt:0x%x",
906 txn->mc, txn->mt);
907 mutex_unlock(&ctrl->tx_lock);
908 return -ETIMEDOUT;
909 }
910 }
911
912 mutex_unlock(&ctrl->tx_lock);
913 return 0;
914}
915
916static int qcom_slim_ngd_xfer_msg_sync(struct slim_controller *ctrl,
917 struct slim_msg_txn *txn)
918{
919 DECLARE_COMPLETION_ONSTACK(done);
920 int ret;
921 unsigned long time_left;
922
923 ret = pm_runtime_get_sync(ctrl->dev);
924 if (ret < 0)
925 goto pm_put;
926
927 txn->comp = &done;
928
929 ret = qcom_slim_ngd_xfer_msg(ctrl, txn);
930 if (ret)
931 goto pm_put;
932
933 time_left = wait_for_completion_timeout(&done, HZ);
934 if (!time_left) {
935 dev_err(ctrl->dev, "TX timed out:MC:0x%x,mt:0x%x", txn->mc,
936 txn->mt);
937 ret = -ETIMEDOUT;
938 goto pm_put;
939 }
940 return 0;
941
942pm_put:
943 pm_runtime_put(ctrl->dev);
944
945 return ret;
946}
947
948static int qcom_slim_calc_coef(struct slim_stream_runtime *rt, int *exp)
949{
950 struct slim_controller *ctrl = rt->dev->ctrl;
951 int coef;
952
953 if (rt->ratem * ctrl->a_framer->superfreq < rt->rate)
954 rt->ratem++;
955
956 coef = rt->ratem;
957 *exp = 0;
958
959 /*
960 * CRM = Cx(2^E) is the formula we are using.
961 * Here C is the coffecient and E is the exponent.
962 * CRM is the Channel Rate Multiplier.
963 * Coefficeint should be either 1 or 3 and exponenet
964 * should be an integer between 0 to 9, inclusive.
965 */
966 while (1) {
967 while ((coef & 0x1) != 0x1) {
968 coef >>= 1;
969 *exp = *exp + 1;
970 }
971
972 if (coef <= 3)
973 break;
974
975 coef++;
976 }
977
978 /*
979 * we rely on the coef value (1 or 3) to set a bit
980 * in the slimbus message packet. This bit is
981 * BIT(5) which is the segment rate coefficient.
982 */
983 if (coef == 1) {
984 if (*exp > 9)
985 return -EIO;
986 coef = 0;
987 } else {
988 if (*exp > 8)
989 return -EIO;
990 coef = 1;
991 }
992
993 return coef;
994}
995
996static int qcom_slim_ngd_enable_stream(struct slim_stream_runtime *rt)
997{
998 struct slim_device *sdev = rt->dev;
999 struct slim_controller *ctrl = sdev->ctrl;
1000 struct slim_val_inf msg = {0};
1001 u8 wbuf[SLIM_MSGQ_BUF_LEN];
1002 u8 rbuf[SLIM_MSGQ_BUF_LEN];
1003 struct slim_msg_txn txn = {0,};
1004 int i, ret;
1005
1006 txn.mt = SLIM_MSG_MT_DEST_REFERRED_USER;
1007 txn.dt = SLIM_MSG_DEST_LOGICALADDR;
1008 txn.la = SLIM_LA_MGR;
1009 txn.ec = 0;
1010 txn.msg = &msg;
1011 txn.msg->num_bytes = 0;
1012 txn.msg->wbuf = wbuf;
1013 txn.msg->rbuf = rbuf;
1014
1015 for (i = 0; i < rt->num_ports; i++) {
1016 struct slim_port *port = &rt->ports[i];
1017
1018 if (txn.msg->num_bytes == 0) {
1019 int exp = 0, coef = 0;
1020
1021 wbuf[txn.msg->num_bytes++] = sdev->laddr;
1022 wbuf[txn.msg->num_bytes] = rt->bps >> 2 |
1023 (port->ch.aux_fmt << 6);
1024
1025 /* calculate coef dynamically */
1026 coef = qcom_slim_calc_coef(rt, &exp);
1027 if (coef < 0) {
1028 dev_err(&sdev->dev,
1029 "%s: error calculating coef %d\n", __func__,
1030 coef);
1031 return -EIO;
1032 }
1033
1034 if (coef)
1035 wbuf[txn.msg->num_bytes] |= BIT(5);
1036
1037 txn.msg->num_bytes++;
1038 wbuf[txn.msg->num_bytes++] = exp << 4 | rt->prot;
1039
1040 if (rt->prot == SLIM_PROTO_ISO)
1041 wbuf[txn.msg->num_bytes++] =
1042 port->ch.prrate |
1043 SLIM_CHANNEL_CONTENT_FL;
1044 else
1045 wbuf[txn.msg->num_bytes++] = port->ch.prrate;
1046
1047 ret = slim_alloc_txn_tid(ctrl, &txn);
1048 if (ret) {
1049 dev_err(&sdev->dev, "Fail to allocate TID\n");
1050 return -ENXIO;
1051 }
1052 wbuf[txn.msg->num_bytes++] = txn.tid;
1053 }
1054 wbuf[txn.msg->num_bytes++] = port->ch.id;
1055 }
1056
1057 txn.mc = SLIM_USR_MC_DEF_ACT_CHAN;
1058 txn.rl = txn.msg->num_bytes + 4;
1059 ret = qcom_slim_ngd_xfer_msg_sync(ctrl, &txn);
1060 if (ret) {
1061 slim_free_txn_tid(ctrl, &txn);
1062 dev_err(&sdev->dev, "TX timed out:MC:0x%x,mt:0x%x", txn.mc,
1063 txn.mt);
1064 return ret;
1065 }
1066
1067 txn.mc = SLIM_USR_MC_RECONFIG_NOW;
1068 txn.msg->num_bytes = 2;
1069 wbuf[1] = sdev->laddr;
1070 txn.rl = txn.msg->num_bytes + 4;
1071
1072 ret = slim_alloc_txn_tid(ctrl, &txn);
1073 if (ret) {
1074 dev_err(ctrl->dev, "Fail to allocate TID\n");
1075 return ret;
1076 }
1077
1078 wbuf[0] = txn.tid;
1079 ret = qcom_slim_ngd_xfer_msg_sync(ctrl, &txn);
1080 if (ret) {
1081 slim_free_txn_tid(ctrl, &txn);
1082 dev_err(&sdev->dev, "TX timed out:MC:0x%x,mt:0x%x", txn.mc,
1083 txn.mt);
1084 }
1085
1086 return ret;
1087}
1088
1089static int qcom_slim_ngd_get_laddr(struct slim_controller *ctrl,
1090 struct slim_eaddr *ea, u8 *laddr)
1091{
1092 struct slim_val_inf msg = {0};
1093 u8 failed_ea[6] = {0, 0, 0, 0, 0, 0};
1094 struct slim_msg_txn txn;
1095 u8 wbuf[10] = {0};
1096 u8 rbuf[10] = {0};
1097 int ret;
1098
1099 txn.mt = SLIM_MSG_MT_DEST_REFERRED_USER;
1100 txn.dt = SLIM_MSG_DEST_LOGICALADDR;
1101 txn.la = SLIM_LA_MGR;
1102 txn.ec = 0;
1103
1104 txn.mc = SLIM_USR_MC_ADDR_QUERY;
1105 txn.rl = 11;
1106 txn.msg = &msg;
1107 txn.msg->num_bytes = 7;
1108 txn.msg->wbuf = wbuf;
1109 txn.msg->rbuf = rbuf;
1110
1111 ret = slim_alloc_txn_tid(ctrl, &txn);
1112 if (ret < 0)
1113 return ret;
1114
1115 wbuf[0] = (u8)txn.tid;
1116 memcpy(&wbuf[1], ea, sizeof(*ea));
1117
1118 ret = qcom_slim_ngd_xfer_msg_sync(ctrl, &txn);
1119 if (ret) {
1120 slim_free_txn_tid(ctrl, &txn);
1121 return ret;
1122 }
1123
1124 if (!memcmp(rbuf, failed_ea, 6))
1125 return -ENXIO;
1126
1127 *laddr = rbuf[6];
1128
1129 return ret;
1130}
1131
1132static int qcom_slim_ngd_exit_dma(struct qcom_slim_ngd_ctrl *ctrl)
1133{
1134 if (ctrl->dma_rx_channel) {
1135 dmaengine_terminate_sync(ctrl->dma_rx_channel);
1136 dma_release_channel(ctrl->dma_rx_channel);
1137 }
1138
1139 if (ctrl->dma_tx_channel) {
1140 dmaengine_terminate_sync(ctrl->dma_tx_channel);
1141 dma_release_channel(ctrl->dma_tx_channel);
1142 }
1143
1144 ctrl->dma_tx_channel = ctrl->dma_rx_channel = NULL;
1145
1146 return 0;
1147}
1148
1149static void qcom_slim_ngd_setup(struct qcom_slim_ngd_ctrl *ctrl)
1150{
1151 u32 cfg = readl_relaxed(ctrl->ngd->base);
1152
1153 if (ctrl->state == QCOM_SLIM_NGD_CTRL_DOWN ||
1154 ctrl->state == QCOM_SLIM_NGD_CTRL_ASLEEP)
1155 qcom_slim_ngd_init_dma(ctrl);
1156
1157 /* By default enable message queues */
1158 cfg |= NGD_CFG_RX_MSGQ_EN;
1159 cfg |= NGD_CFG_TX_MSGQ_EN;
1160
1161 /* Enable NGD if it's not already enabled*/
1162 if (!(cfg & NGD_CFG_ENABLE))
1163 cfg |= NGD_CFG_ENABLE;
1164
1165 writel_relaxed(cfg, ctrl->ngd->base);
1166}
1167
1168static int qcom_slim_ngd_power_up(struct qcom_slim_ngd_ctrl *ctrl)
1169{
1170 enum qcom_slim_ngd_state cur_state = ctrl->state;
1171 struct qcom_slim_ngd *ngd = ctrl->ngd;
1172 u32 laddr, rx_msgq;
1173 int ret = 0;
1174 unsigned long time_left;
1175
1176 if (ctrl->state == QCOM_SLIM_NGD_CTRL_DOWN) {
1177 time_left = wait_for_completion_timeout(&ctrl->qmi.qmi_comp, HZ);
1178 if (!time_left)
1179 return -EREMOTEIO;
1180 }
1181
1182 if (ctrl->state == QCOM_SLIM_NGD_CTRL_ASLEEP ||
1183 ctrl->state == QCOM_SLIM_NGD_CTRL_DOWN) {
1184 ret = qcom_slim_qmi_power_request(ctrl, true);
1185 if (ret) {
1186 dev_err(ctrl->dev, "SLIM QMI power request failed:%d\n",
1187 ret);
1188 return ret;
1189 }
1190 }
1191
1192 ctrl->ver = readl_relaxed(ctrl->base);
1193 /* Version info in 16 MSbits */
1194 ctrl->ver >>= 16;
1195
1196 laddr = readl_relaxed(ngd->base + NGD_STATUS);
1197 if (laddr & NGD_LADDR) {
1198 /*
1199 * external MDM restart case where ADSP itself was active framer
1200 * For example, modem restarted when playback was active
1201 */
1202 if (cur_state == QCOM_SLIM_NGD_CTRL_AWAKE) {
1203 dev_info(ctrl->dev, "Subsys restart: ADSP active framer\n");
1204 return 0;
1205 }
1206 qcom_slim_ngd_setup(ctrl);
1207 return 0;
1208 }
1209
1210 /*
1211 * Reinitialize only when registers are not retained or when enumeration
1212 * is lost for ngd.
1213 */
1214 reinit_completion(&ctrl->reconf);
1215
1216 writel_relaxed(DEF_NGD_INT_MASK, ngd->base + NGD_INT_EN);
1217 rx_msgq = readl_relaxed(ngd->base + NGD_RX_MSGQ_CFG);
1218
1219 writel_relaxed(rx_msgq|SLIM_RX_MSGQ_TIMEOUT_VAL,
1220 ngd->base + NGD_RX_MSGQ_CFG);
1221 qcom_slim_ngd_setup(ctrl);
1222
1223 time_left = wait_for_completion_timeout(&ctrl->reconf, HZ);
1224 if (!time_left) {
1225 dev_err(ctrl->dev, "capability exchange timed-out\n");
1226 return -ETIMEDOUT;
1227 }
1228
1229 return 0;
1230}
1231
1232static void qcom_slim_ngd_notify_slaves(struct qcom_slim_ngd_ctrl *ctrl)
1233{
1234 struct slim_device *sbdev;
1235 struct device_node *node;
1236
1237 for_each_child_of_node(ctrl->ngd->pdev->dev.of_node, node) {
1238 sbdev = of_slim_get_device(&ctrl->ctrl, node);
1239 if (!sbdev)
1240 continue;
1241
1242 if (slim_get_logical_addr(sbdev))
1243 dev_err(ctrl->dev, "Failed to get logical address\n");
1244 put_device(&sbdev->dev);
1245 }
1246}
1247
1248static void qcom_slim_ngd_master_worker(struct work_struct *work)
1249{
1250 struct qcom_slim_ngd_ctrl *ctrl;
1251 struct slim_msg_txn txn;
1252 struct slim_val_inf msg = {0};
1253 int retries = 0;
1254 u8 wbuf[8];
1255 int ret = 0;
1256
1257 ctrl = container_of(work, struct qcom_slim_ngd_ctrl, m_work);
1258 txn.dt = SLIM_MSG_DEST_LOGICALADDR;
1259 txn.ec = 0;
1260 txn.mc = SLIM_USR_MC_REPORT_SATELLITE;
1261 txn.mt = SLIM_MSG_MT_SRC_REFERRED_USER;
1262 txn.la = SLIM_LA_MGR;
1263 wbuf[0] = SAT_MAGIC_LSB;
1264 wbuf[1] = SAT_MAGIC_MSB;
1265 wbuf[2] = SAT_MSG_VER;
1266 wbuf[3] = SAT_MSG_PROT;
1267 txn.msg = &msg;
1268 txn.msg->wbuf = wbuf;
1269 txn.msg->num_bytes = 4;
1270 txn.rl = 8;
1271
1272 dev_info(ctrl->dev, "SLIM SAT: Rcvd master capability\n");
1273
1274capability_retry:
1275 ret = qcom_slim_ngd_xfer_msg(&ctrl->ctrl, &txn);
1276 if (!ret) {
1277 if (ctrl->state >= QCOM_SLIM_NGD_CTRL_ASLEEP)
1278 complete(&ctrl->reconf);
1279 else
1280 dev_err(ctrl->dev, "unexpected state:%d\n",
1281 ctrl->state);
1282
1283 if (ctrl->state == QCOM_SLIM_NGD_CTRL_DOWN)
1284 qcom_slim_ngd_notify_slaves(ctrl);
1285
1286 } else if (ret == -EIO) {
1287 dev_err(ctrl->dev, "capability message NACKed, retrying\n");
1288 if (retries < INIT_MX_RETRIES) {
1289 msleep(DEF_RETRY_MS);
1290 retries++;
1291 goto capability_retry;
1292 }
1293 } else {
1294 dev_err(ctrl->dev, "SLIM: capability TX failed:%d\n", ret);
1295 }
1296}
1297
1298static int qcom_slim_ngd_update_device_status(struct device *dev, void *null)
1299{
1300 slim_report_absent(to_slim_device(dev));
1301
1302 return 0;
1303}
1304
1305static int qcom_slim_ngd_runtime_resume(struct device *dev)
1306{
1307 struct qcom_slim_ngd_ctrl *ctrl = dev_get_drvdata(dev);
1308 int ret = 0;
1309
1310 if (!ctrl->qmi.handle)
1311 return 0;
1312
1313 if (ctrl->state >= QCOM_SLIM_NGD_CTRL_ASLEEP)
1314 ret = qcom_slim_ngd_power_up(ctrl);
1315 if (ret) {
1316 /* Did SSR cause this power up failure */
1317 if (ctrl->state != QCOM_SLIM_NGD_CTRL_DOWN)
1318 ctrl->state = QCOM_SLIM_NGD_CTRL_ASLEEP;
1319 else
1320 dev_err(ctrl->dev, "HW wakeup attempt during SSR\n");
1321 } else {
1322 ctrl->state = QCOM_SLIM_NGD_CTRL_AWAKE;
1323 }
1324
1325 return 0;
1326}
1327
1328static int qcom_slim_ngd_enable(struct qcom_slim_ngd_ctrl *ctrl, bool enable)
1329{
1330 if (enable) {
1331 int ret = qcom_slim_qmi_init(ctrl, false);
1332
1333 if (ret) {
1334 dev_err(ctrl->dev, "qmi init fail, ret:%d, state:%d\n",
1335 ret, ctrl->state);
1336 return ret;
1337 }
1338 /* controller state should be in sync with framework state */
1339 complete(&ctrl->qmi.qmi_comp);
1340 if (!pm_runtime_enabled(ctrl->ctrl.dev) ||
1341 !pm_runtime_suspended(ctrl->ctrl.dev))
1342 qcom_slim_ngd_runtime_resume(ctrl->ctrl.dev);
1343 else
1344 pm_runtime_resume(ctrl->ctrl.dev);
1345
1346 pm_runtime_mark_last_busy(ctrl->ctrl.dev);
1347 pm_runtime_put(ctrl->ctrl.dev);
1348
1349 ret = slim_register_controller(&ctrl->ctrl);
1350 if (ret) {
1351 dev_err(ctrl->dev, "error adding slim controller\n");
1352 return ret;
1353 }
1354
1355 dev_info(ctrl->dev, "SLIM controller Registered\n");
1356 } else {
1357 qcom_slim_qmi_exit(ctrl);
1358 slim_unregister_controller(&ctrl->ctrl);
1359 }
1360
1361 return 0;
1362}
1363
1364static int qcom_slim_ngd_qmi_new_server(struct qmi_handle *hdl,
1365 struct qmi_service *service)
1366{
1367 struct qcom_slim_ngd_qmi *qmi =
1368 container_of(hdl, struct qcom_slim_ngd_qmi, svc_event_hdl);
1369 struct qcom_slim_ngd_ctrl *ctrl =
1370 container_of(qmi, struct qcom_slim_ngd_ctrl, qmi);
1371
1372 qmi->svc_info.sq_family = AF_QIPCRTR;
1373 qmi->svc_info.sq_node = service->node;
1374 qmi->svc_info.sq_port = service->port;
1375
1376 complete(&ctrl->qmi_up);
1377
1378 return 0;
1379}
1380
1381static void qcom_slim_ngd_qmi_del_server(struct qmi_handle *hdl,
1382 struct qmi_service *service)
1383{
1384 struct qcom_slim_ngd_qmi *qmi =
1385 container_of(hdl, struct qcom_slim_ngd_qmi, svc_event_hdl);
1386 struct qcom_slim_ngd_ctrl *ctrl =
1387 container_of(qmi, struct qcom_slim_ngd_ctrl, qmi);
1388
1389 reinit_completion(&ctrl->qmi_up);
1390 qmi->svc_info.sq_node = 0;
1391 qmi->svc_info.sq_port = 0;
1392}
1393
1394static const struct qmi_ops qcom_slim_ngd_qmi_svc_event_ops = {
1395 .new_server = qcom_slim_ngd_qmi_new_server,
1396 .del_server = qcom_slim_ngd_qmi_del_server,
1397};
1398
1399static int qcom_slim_ngd_qmi_svc_event_init(struct qcom_slim_ngd_ctrl *ctrl)
1400{
1401 struct qcom_slim_ngd_qmi *qmi = &ctrl->qmi;
1402 int ret;
1403
1404 ret = qmi_handle_init(&qmi->svc_event_hdl, 0,
1405 &qcom_slim_ngd_qmi_svc_event_ops, NULL);
1406 if (ret < 0) {
1407 dev_err(ctrl->dev, "qmi_handle_init failed: %d\n", ret);
1408 return ret;
1409 }
1410
1411 ret = qmi_add_lookup(&qmi->svc_event_hdl, SLIMBUS_QMI_SVC_ID,
1412 SLIMBUS_QMI_SVC_V1, SLIMBUS_QMI_INS_ID);
1413 if (ret < 0) {
1414 dev_err(ctrl->dev, "qmi_add_lookup failed: %d\n", ret);
1415 qmi_handle_release(&qmi->svc_event_hdl);
1416 }
1417 return ret;
1418}
1419
1420static void qcom_slim_ngd_qmi_svc_event_deinit(struct qcom_slim_ngd_qmi *qmi)
1421{
1422 qmi_handle_release(&qmi->svc_event_hdl);
1423}
1424
1425static struct platform_driver qcom_slim_ngd_driver;
1426#define QCOM_SLIM_NGD_DRV_NAME "qcom,slim-ngd"
1427
1428static const struct of_device_id qcom_slim_ngd_dt_match[] = {
1429 {
1430 .compatible = "qcom,slim-ngd-v1.5.0",
1431 .data = &ngd_v1_5_offset_info,
1432 },{
1433 .compatible = "qcom,slim-ngd-v2.1.0",
1434 .data = &ngd_v1_5_offset_info,
1435 },
1436 {}
1437};
1438
1439MODULE_DEVICE_TABLE(of, qcom_slim_ngd_dt_match);
1440
1441static void qcom_slim_ngd_down(struct qcom_slim_ngd_ctrl *ctrl)
1442{
1443 mutex_lock(&ctrl->ssr_lock);
1444 device_for_each_child(ctrl->ctrl.dev, NULL,
1445 qcom_slim_ngd_update_device_status);
1446 qcom_slim_ngd_enable(ctrl, false);
1447 mutex_unlock(&ctrl->ssr_lock);
1448}
1449
1450static void qcom_slim_ngd_up_worker(struct work_struct *work)
1451{
1452 struct qcom_slim_ngd_ctrl *ctrl;
1453
1454 ctrl = container_of(work, struct qcom_slim_ngd_ctrl, ngd_up_work);
1455
1456 /* Make sure qmi service is up before continuing */
1457 if (!wait_for_completion_interruptible_timeout(&ctrl->qmi_up,
1458 msecs_to_jiffies(MSEC_PER_SEC))) {
1459 dev_err(ctrl->dev, "QMI wait timeout\n");
1460 return;
1461 }
1462
1463 mutex_lock(&ctrl->ssr_lock);
1464 qcom_slim_ngd_enable(ctrl, true);
1465 mutex_unlock(&ctrl->ssr_lock);
1466}
1467
1468static int qcom_slim_ngd_ssr_pdr_notify(struct qcom_slim_ngd_ctrl *ctrl,
1469 unsigned long action)
1470{
1471 switch (action) {
1472 case QCOM_SSR_BEFORE_SHUTDOWN:
1473 case SERVREG_SERVICE_STATE_DOWN:
1474 if (ctrl->state != QCOM_SLIM_NGD_CTRL_DOWN) {
1475 pm_runtime_get_noresume(ctrl->ctrl.dev);
1476 ctrl->state = QCOM_SLIM_NGD_CTRL_DOWN;
1477 qcom_slim_ngd_down(ctrl);
1478 qcom_slim_ngd_exit_dma(ctrl);
1479 }
1480 break;
1481 case QCOM_SSR_AFTER_POWERUP:
1482 case SERVREG_SERVICE_STATE_UP:
1483 schedule_work(&ctrl->ngd_up_work);
1484 break;
1485 default:
1486 break;
1487 }
1488
1489 return NOTIFY_OK;
1490}
1491
1492static int qcom_slim_ngd_ssr_notify(struct notifier_block *nb,
1493 unsigned long action,
1494 void *data)
1495{
1496 struct qcom_slim_ngd_ctrl *ctrl = container_of(nb,
1497 struct qcom_slim_ngd_ctrl, nb);
1498
1499 return qcom_slim_ngd_ssr_pdr_notify(ctrl, action);
1500}
1501
1502static void slim_pd_status(int state, char *svc_path, void *priv)
1503{
1504 struct qcom_slim_ngd_ctrl *ctrl = (struct qcom_slim_ngd_ctrl *)priv;
1505
1506 qcom_slim_ngd_ssr_pdr_notify(ctrl, state);
1507}
1508static int of_qcom_slim_ngd_register(struct device *parent,
1509 struct qcom_slim_ngd_ctrl *ctrl)
1510{
1511 const struct ngd_reg_offset_data *data;
1512 struct qcom_slim_ngd *ngd;
1513 const struct of_device_id *match;
1514 u32 id;
1515 int ret;
1516
1517 match = of_match_node(qcom_slim_ngd_dt_match, parent->of_node);
1518 data = match->data;
1519 for_each_available_child_of_node_scoped(parent->of_node, node) {
1520 if (of_property_read_u32(node, "reg", &id))
1521 continue;
1522
1523 ngd = kzalloc_obj(*ngd);
1524 if (!ngd)
1525 return -ENOMEM;
1526
1527 ngd->pdev = platform_device_alloc(QCOM_SLIM_NGD_DRV_NAME, id);
1528 if (!ngd->pdev) {
1529 kfree(ngd);
1530 return -ENOMEM;
1531 }
1532 ngd->id = id;
1533 ngd->pdev->dev.parent = parent;
1534
1535 ret = device_set_driver_override(&ngd->pdev->dev,
1536 QCOM_SLIM_NGD_DRV_NAME);
1537 if (ret) {
1538 platform_device_put(ngd->pdev);
1539 kfree(ngd);
1540 return ret;
1541 }
1542 platform_device_set_of_node(ngd->pdev, node);
1543 ctrl->ngd = ngd;
1544
1545 ret = platform_device_add(ngd->pdev);
1546 if (ret) {
1547 platform_device_put(ngd->pdev);
1548 kfree(ngd);
1549 return ret;
1550 }
1551 ngd->base = ctrl->base + ngd->id * data->offset +
1552 (ngd->id - 1) * data->size;
1553
1554 return 0;
1555 }
1556
1557 return -ENODEV;
1558}
1559
1560static void qcom_slim_ngd_unregister(struct qcom_slim_ngd_ctrl *ctrl)
1561{
1562 struct qcom_slim_ngd *ngd = ctrl->ngd;
1563
1564 platform_device_del(ngd->pdev);
1565}
1566
1567static int qcom_slim_ngd_probe(struct platform_device *pdev)
1568{
1569 struct device *dev = &pdev->dev;
1570 struct qcom_slim_ngd_ctrl *ctrl = dev_get_drvdata(dev->parent);
1571 int ret;
1572
1573 ctrl->ctrl.dev = dev;
1574
1575 platform_set_drvdata(pdev, ctrl);
1576 pm_runtime_use_autosuspend(dev);
1577 pm_runtime_set_autosuspend_delay(dev, 100);
1578 pm_runtime_set_suspended(dev);
1579 pm_runtime_enable(dev);
1580 pm_runtime_get_noresume(dev);
1581 ret = qcom_slim_ngd_qmi_svc_event_init(ctrl);
1582 if (ret) {
1583 dev_err(&pdev->dev, "QMI service registration failed:%d", ret);
1584 pm_runtime_dont_use_autosuspend(dev);
1585 pm_runtime_disable(dev);
1586 }
1587
1588 return ret;
1589}
1590
1591static int qcom_slim_ngd_ctrl_probe(struct platform_device *pdev)
1592{
1593 struct device *dev = &pdev->dev;
1594 struct qcom_slim_ngd_ctrl *ctrl;
1595 int irq;
1596 int ret;
1597 struct pdr_service *pds;
1598
1599 ctrl = devm_kzalloc(dev, sizeof(*ctrl), GFP_KERNEL);
1600 if (!ctrl)
1601 return -ENOMEM;
1602
1603 dev_set_drvdata(dev, ctrl);
1604
1605 ctrl->base = devm_platform_get_and_ioremap_resource(pdev, 0, NULL);
1606 if (IS_ERR(ctrl->base))
1607 return PTR_ERR(ctrl->base);
1608
1609 irq = platform_get_irq(pdev, 0);
1610 if (irq < 0)
1611 return irq;
1612
1613 ret = devm_request_irq(dev, irq, qcom_slim_ngd_interrupt,
1614 IRQF_TRIGGER_HIGH | IRQF_NO_AUTOEN,
1615 "slim-ngd", ctrl);
1616 if (ret)
1617 return dev_err_probe(&pdev->dev, ret, "request IRQ failed\n");
1618
1619 ctrl->dev = dev;
1620 ctrl->framer.rootfreq = SLIM_ROOT_FREQ >> 3;
1621 ctrl->framer.superfreq =
1622 ctrl->framer.rootfreq / SLIM_CL_PER_SUPERFRAME_DIV8;
1623
1624 ctrl->ctrl.a_framer = &ctrl->framer;
1625 ctrl->ctrl.clkgear = SLIM_MAX_CLK_GEAR;
1626 ctrl->ctrl.get_laddr = qcom_slim_ngd_get_laddr;
1627 ctrl->ctrl.enable_stream = qcom_slim_ngd_enable_stream;
1628 ctrl->ctrl.xfer_msg = qcom_slim_ngd_xfer_msg;
1629 ctrl->ctrl.wakeup = NULL;
1630 ctrl->state = QCOM_SLIM_NGD_CTRL_DOWN;
1631
1632 mutex_init(&ctrl->tx_lock);
1633 mutex_init(&ctrl->ssr_lock);
1634 spin_lock_init(&ctrl->tx_buf_lock);
1635 init_completion(&ctrl->reconf);
1636 init_completion(&ctrl->qmi.qmi_comp);
1637 init_completion(&ctrl->qmi_up);
1638
1639 INIT_WORK(&ctrl->m_work, qcom_slim_ngd_master_worker);
1640 INIT_WORK(&ctrl->ngd_up_work, qcom_slim_ngd_up_worker);
1641
1642 ctrl->mwq = create_singlethread_workqueue("ngd_master");
1643 if (!ctrl->mwq)
1644 return dev_err_probe(dev, -ENOMEM, "Failed to start master worker\n");
1645
1646 ctrl->pdr = pdr_handle_alloc(slim_pd_status, ctrl);
1647 if (IS_ERR(ctrl->pdr)) {
1648 ret = dev_err_probe(dev, PTR_ERR(ctrl->pdr), "Failed to init PDR handle\n");
1649 goto err_destroy_mwq;
1650 }
1651
1652 ret = of_qcom_slim_ngd_register(dev, ctrl);
1653 if (ret)
1654 goto err_pdr_release;
1655
1656 pds = pdr_add_lookup(ctrl->pdr, "avs/audio", "msm/adsp/audio_pd");
1657 if (IS_ERR(pds) && PTR_ERR(pds) != -EALREADY) {
1658 ret = dev_err_probe(dev, PTR_ERR(pds), "pdr add lookup failed\n");
1659 goto err_unregister_ngd;
1660 }
1661
1662 ctrl->nb.notifier_call = qcom_slim_ngd_ssr_notify;
1663 ctrl->notifier = qcom_register_ssr_notifier("lpass", &ctrl->nb);
1664 if (IS_ERR(ctrl->notifier)) {
1665 ret = PTR_ERR(ctrl->notifier);
1666 goto err_unregister_ngd;
1667 }
1668
1669 enable_irq(irq);
1670
1671 return 0;
1672
1673err_unregister_ngd:
1674 qcom_slim_ngd_unregister(ctrl);
1675err_pdr_release:
1676 pdr_handle_release(ctrl->pdr);
1677err_destroy_mwq:
1678 destroy_workqueue(ctrl->mwq);
1679
1680 return ret;
1681}
1682
1683static void qcom_slim_ngd_ctrl_remove(struct platform_device *pdev)
1684{
1685 struct qcom_slim_ngd_ctrl *ctrl = platform_get_drvdata(pdev);
1686
1687 pdr_handle_release(ctrl->pdr);
1688 qcom_unregister_ssr_notifier(ctrl->notifier, &ctrl->nb);
1689
1690 qcom_slim_ngd_unregister(ctrl);
1691
1692 destroy_workqueue(ctrl->mwq);
1693}
1694
1695static void qcom_slim_ngd_remove(struct platform_device *pdev)
1696{
1697 struct qcom_slim_ngd_ctrl *ctrl = platform_get_drvdata(pdev);
1698
1699 pm_runtime_dont_use_autosuspend(&pdev->dev);
1700 pm_runtime_disable(&pdev->dev);
1701 qcom_slim_ngd_enable(ctrl, false);
1702 qcom_slim_ngd_exit_dma(ctrl);
1703 qcom_slim_ngd_qmi_svc_event_deinit(&ctrl->qmi);
1704
1705 kfree(ctrl->ngd);
1706 ctrl->ngd = NULL;
1707}
1708
1709static int __maybe_unused qcom_slim_ngd_runtime_idle(struct device *dev)
1710{
1711 struct qcom_slim_ngd_ctrl *ctrl = dev_get_drvdata(dev);
1712
1713 if (ctrl->state == QCOM_SLIM_NGD_CTRL_AWAKE)
1714 ctrl->state = QCOM_SLIM_NGD_CTRL_IDLE;
1715 pm_request_autosuspend(dev);
1716 return -EAGAIN;
1717}
1718
1719static int __maybe_unused qcom_slim_ngd_runtime_suspend(struct device *dev)
1720{
1721 struct qcom_slim_ngd_ctrl *ctrl = dev_get_drvdata(dev);
1722 int ret = 0;
1723
1724 qcom_slim_ngd_exit_dma(ctrl);
1725 if (!ctrl->qmi.handle)
1726 return 0;
1727
1728 ret = qcom_slim_qmi_power_request(ctrl, false);
1729 if (ret && ret != -EBUSY)
1730 dev_info(ctrl->dev, "slim resource not idle:%d\n", ret);
1731 if (!ret || ret == -ETIMEDOUT)
1732 ctrl->state = QCOM_SLIM_NGD_CTRL_ASLEEP;
1733
1734 return ret;
1735}
1736
1737static const struct dev_pm_ops qcom_slim_ngd_dev_pm_ops = {
1738 SET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
1739 pm_runtime_force_resume)
1740 SET_RUNTIME_PM_OPS(
1741 qcom_slim_ngd_runtime_suspend,
1742 qcom_slim_ngd_runtime_resume,
1743 qcom_slim_ngd_runtime_idle
1744 )
1745};
1746
1747static struct platform_driver qcom_slim_ngd_ctrl_driver = {
1748 .probe = qcom_slim_ngd_ctrl_probe,
1749 .remove = qcom_slim_ngd_ctrl_remove,
1750 .driver = {
1751 .name = "qcom,slim-ngd-ctrl",
1752 .of_match_table = qcom_slim_ngd_dt_match,
1753 },
1754};
1755
1756static struct platform_driver qcom_slim_ngd_driver = {
1757 .probe = qcom_slim_ngd_probe,
1758 .remove = qcom_slim_ngd_remove,
1759 .driver = {
1760 .name = QCOM_SLIM_NGD_DRV_NAME,
1761 .pm = &qcom_slim_ngd_dev_pm_ops,
1762 },
1763};
1764
1765static int qcom_slim_ngd_init(void)
1766{
1767 int ret;
1768
1769 ret = platform_driver_register(&qcom_slim_ngd_driver);
1770 if (ret)
1771 return ret;
1772
1773 ret = platform_driver_register(&qcom_slim_ngd_ctrl_driver);
1774 if (ret)
1775 platform_driver_unregister(&qcom_slim_ngd_driver);
1776
1777 return ret;
1778}
1779
1780static void qcom_slim_ngd_exit(void)
1781{
1782 platform_driver_unregister(&qcom_slim_ngd_ctrl_driver);
1783 platform_driver_unregister(&qcom_slim_ngd_driver);
1784}
1785
1786module_init(qcom_slim_ngd_init);
1787module_exit(qcom_slim_ngd_exit);
1788MODULE_LICENSE("GPL v2");
1789MODULE_DESCRIPTION("Qualcomm SLIMBus NGD controller");