| 1 |
|
| 2 | |
| 3 | * Copyright (C) 2016-17 Synopsys, Inc. (www.synopsys.com)
|
| 4 |
|
| 5 |
|
| 6 | #ifndef __SOC_ARC_TIMERS_H
|
| 7 | #define __SOC_ARC_TIMERS_H
|
| 8 |
|
| 9 | #include <soc/arc/arc_aux.h>
|
| 10 |
|
| 11 |
|
| 12 | #define ARC_REG_TIMER0_LIMIT 0x23
|
| 13 | #define ARC_REG_TIMER0_CTRL 0x22
|
| 14 | #define ARC_REG_TIMER0_CNT 0x21
|
| 15 | #define ARC_REG_TIMER1_LIMIT 0x102
|
| 16 | #define ARC_REG_TIMER1_CTRL 0x101
|
| 17 | #define ARC_REG_TIMER1_CNT 0x100
|
| 18 |
|
| 19 |
|
| 20 | #define ARC_TIMER_CTRL_IE (1 << 0)
|
| 21 | #define ARC_TIMER_CTRL_NH (1 << 1)
|
| 22 |
|
| 23 | #define ARC_TIMERN_MAX 0xFFFFFFFF
|
| 24 |
|
| 25 | #define ARC_REG_TIMERS_BCR 0x75
|
| 26 |
|
| 27 | struct bcr_timer {
|
| 28 | #ifdef CONFIG_CPU_BIG_ENDIAN
|
| 29 | unsigned int pad2:15, rtsc:1, pad1:5, rtc:1, t1:1, t0:1, ver:8;
|
| 30 | #else
|
| 31 | unsigned int ver:8, t0:1, t1:1, rtc:1, pad1:5, rtsc:1, pad2:15;
|
| 32 | #endif
|
| 33 | };
|
| 34 |
|
| 35 | #endif
|