| 1 |
|
| 2 | |
| 3 | * This file is provided under a dual BSD/GPLv2 license. When using or
|
| 4 | * redistributing this file, you may do so under either license.
|
| 5 | *
|
| 6 | * Copyright(c) 2018 Intel Corporation
|
| 7 |
|
| 8 |
|
| 9 | #ifndef __INCLUDE_SOUND_SOF_CONTROL_H__
|
| 10 | #define __INCLUDE_SOUND_SOF_CONTROL_H__
|
| 11 |
|
| 12 | #include <uapi/sound/sof/header.h>
|
| 13 | #include <sound/sof/header.h>
|
| 14 |
|
| 15 | |
| 16 | * Component Mixers and Controls
|
| 17 |
|
| 18 |
|
| 19 |
|
| 20 | enum sof_ipc_chmap {
|
| 21 | SOF_CHMAP_UNKNOWN = 0,
|
| 22 | SOF_CHMAP_NA,
|
| 23 | SOF_CHMAP_MONO,
|
| 24 | SOF_CHMAP_FL,
|
| 25 | SOF_CHMAP_FR,
|
| 26 | SOF_CHMAP_RL,
|
| 27 | SOF_CHMAP_RR,
|
| 28 | SOF_CHMAP_FC,
|
| 29 | SOF_CHMAP_LFE,
|
| 30 | SOF_CHMAP_SL,
|
| 31 | SOF_CHMAP_SR,
|
| 32 | SOF_CHMAP_RC,
|
| 33 | SOF_CHMAP_FLC,
|
| 34 | SOF_CHMAP_FRC,
|
| 35 | SOF_CHMAP_RLC,
|
| 36 | SOF_CHMAP_RRC,
|
| 37 | SOF_CHMAP_FLW,
|
| 38 | SOF_CHMAP_FRW,
|
| 39 | SOF_CHMAP_FLH,
|
| 40 | SOF_CHMAP_FCH,
|
| 41 | SOF_CHMAP_FRH,
|
| 42 | SOF_CHMAP_TC,
|
| 43 | SOF_CHMAP_TFL,
|
| 44 | SOF_CHMAP_TFR,
|
| 45 | SOF_CHMAP_TFC,
|
| 46 | SOF_CHMAP_TRL,
|
| 47 | SOF_CHMAP_TRR,
|
| 48 | SOF_CHMAP_TRC,
|
| 49 | SOF_CHMAP_TFLC,
|
| 50 | SOF_CHMAP_TFRC,
|
| 51 | SOF_CHMAP_TSL,
|
| 52 | SOF_CHMAP_TSR,
|
| 53 | SOF_CHMAP_LLFE,
|
| 54 | SOF_CHMAP_RLFE,
|
| 55 | SOF_CHMAP_BC,
|
| 56 | SOF_CHMAP_BLC,
|
| 57 | SOF_CHMAP_BRC,
|
| 58 | SOF_CHMAP_LAST = SOF_CHMAP_BRC,
|
| 59 | };
|
| 60 |
|
| 61 |
|
| 62 | enum sof_ipc_ctrl_type {
|
| 63 |
|
| 64 | SOF_CTRL_TYPE_VALUE_CHAN_GET = 0,
|
| 65 | SOF_CTRL_TYPE_VALUE_CHAN_SET,
|
| 66 |
|
| 67 | SOF_CTRL_TYPE_VALUE_COMP_GET,
|
| 68 | SOF_CTRL_TYPE_VALUE_COMP_SET,
|
| 69 |
|
| 70 | SOF_CTRL_TYPE_DATA_GET,
|
| 71 | SOF_CTRL_TYPE_DATA_SET,
|
| 72 | };
|
| 73 |
|
| 74 |
|
| 75 | enum sof_ipc_ctrl_cmd {
|
| 76 | SOF_CTRL_CMD_VOLUME = 0,
|
| 77 | SOF_CTRL_CMD_ENUM,
|
| 78 | SOF_CTRL_CMD_SWITCH,
|
| 79 | SOF_CTRL_CMD_BINARY,
|
| 80 | };
|
| 81 |
|
| 82 |
|
| 83 | struct sof_ipc_ctrl_value_chan {
|
| 84 | uint32_t channel;
|
| 85 | uint32_t value;
|
| 86 | } __packed;
|
| 87 |
|
| 88 |
|
| 89 | struct sof_ipc_ctrl_value_comp {
|
| 90 | uint32_t index;
|
| 91 | union {
|
| 92 | uint32_t uvalue;
|
| 93 | int32_t svalue;
|
| 94 | };
|
| 95 | } __packed;
|
| 96 |
|
| 97 |
|
| 98 | struct sof_ipc_ctrl_data {
|
| 99 | struct sof_ipc_reply rhdr;
|
| 100 | uint32_t comp_id;
|
| 101 |
|
| 102 |
|
| 103 | uint32_t type;
|
| 104 | uint32_t cmd;
|
| 105 | uint32_t index;
|
| 106 |
|
| 107 |
|
| 108 | struct sof_ipc_host_buffer buffer;
|
| 109 | uint32_t num_elems;
|
| 110 | uint32_t elems_remaining;
|
| 111 |
|
| 112 | uint32_t msg_index;
|
| 113 |
|
| 114 |
|
| 115 | uint32_t reserved[6];
|
| 116 |
|
| 117 |
|
| 118 | union {
|
| 119 |
|
| 120 | DECLARE_FLEX_ARRAY(struct sof_ipc_ctrl_value_chan, chanv);
|
| 121 |
|
| 122 | DECLARE_FLEX_ARRAY(struct sof_ipc_ctrl_value_comp, compv);
|
| 123 |
|
| 124 | DECLARE_FLEX_ARRAY(struct sof_abi_hdr, data);
|
| 125 | };
|
| 126 | } __packed;
|
| 127 |
|
| 128 |
|
| 129 | enum sof_ipc_ctrl_event_type {
|
| 130 | SOF_CTRL_EVENT_GENERIC = 0,
|
| 131 | SOF_CTRL_EVENT_GENERIC_METADATA,
|
| 132 | SOF_CTRL_EVENT_KD,
|
| 133 | SOF_CTRL_EVENT_VAD,
|
| 134 | };
|
| 135 |
|
| 136 | |
| 137 | * Generic notification data.
|
| 138 |
|
| 139 | struct sof_ipc_comp_event {
|
| 140 | struct sof_ipc_reply rhdr;
|
| 141 | uint16_t src_comp_type;
|
| 142 | uint32_t src_comp_id;
|
| 143 | uint32_t event_type;
|
| 144 | uint32_t num_elems;
|
| 145 |
|
| 146 |
|
| 147 | uint32_t reserved[8];
|
| 148 |
|
| 149 |
|
| 150 | union {
|
| 151 |
|
| 152 | struct sof_abi_hdr data[0];
|
| 153 |
|
| 154 | uint32_t event_value;
|
| 155 | };
|
| 156 | } __packed;
|
| 157 |
|
| 158 | #endif
|