| 1 | |
| 2 | |
| 3 | * Copyright (c) 2020 Western Digital Corporation or its affiliates.
|
| 4 |
|
| 5 |
|
| 6 | #include <linux/errno.h>
|
| 7 | #include <linux/mm.h>
|
| 8 | #include <linux/of.h>
|
| 9 | #include <linux/string.h>
|
| 10 | #include <linux/sched.h>
|
| 11 | #include <asm/cpu_ops.h>
|
| 12 | #include <asm/cpu_ops_sbi.h>
|
| 13 | #include <asm/sbi.h>
|
| 14 | #include <asm/smp.h>
|
| 15 |
|
| 16 | const struct cpu_operations *cpu_ops __ro_after_init = &cpu_ops_spinwait;
|
| 17 |
|
| 18 | extern const struct cpu_operations cpu_ops_sbi;
|
| 19 | #ifndef CONFIG_RISCV_BOOT_SPINWAIT
|
| 20 | const struct cpu_operations cpu_ops_spinwait = {
|
| 21 | .cpu_start = NULL,
|
| 22 | };
|
| 23 | #endif
|
| 24 |
|
| 25 | void __init cpu_set_ops(void)
|
| 26 | {
|
| 27 | #if IS_ENABLED(CONFIG_RISCV_SBI)
|
| 28 | if (sbi_probe_extension(SBI_EXT_HSM)) {
|
| 29 | pr_info("SBI HSM extension detected\n");
|
| 30 | cpu_ops = &cpu_ops_sbi;
|
| 31 | }
|
| 32 | #endif
|
| 33 | }
|