projects/linux·blob master · refs

1941 lines · 47.0 KiB

1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Driver for msm7k serial device and console
4 *
5 * Copyright (C) 2007 Google, Inc.
6 * Author: Robert Love <[email protected]>
7 * Copyright (c) 2011, Code Aurora Forum. All rights reserved.
8 */
9
10#include <linux/kernel.h>
11#include <linux/atomic.h>
12#include <linux/dma/qcom_adm.h>
13#include <linux/dma-mapping.h>
14#include <linux/dmaengine.h>
15#include <linux/module.h>
16#include <linux/io.h>
17#include <linux/ioport.h>
18#include <linux/interrupt.h>
19#include <linux/init.h>
20#include <linux/console.h>
21#include <linux/tty.h>
22#include <linux/tty_flip.h>
23#include <linux/serial_core.h>
24#include <linux/slab.h>
25#include <linux/clk.h>
26#include <linux/platform_device.h>
27#include <linux/pm_opp.h>
28#include <linux/delay.h>
29#include <linux/of.h>
30#include <linux/of_device.h>
31#include <linux/wait.h>
32
33#define MSM_UART_MR1 0x0000
34
35#define MSM_UART_MR1_AUTO_RFR_LEVEL0 0x3F
36#define MSM_UART_MR1_AUTO_RFR_LEVEL1 0x3FF00
37#define MSM_UART_DM_MR1_AUTO_RFR_LEVEL1 0xFFFFFF00
38#define MSM_UART_MR1_RX_RDY_CTL BIT(7)
39#define MSM_UART_MR1_CTS_CTL BIT(6)
40
41#define MSM_UART_MR2 0x0004
42#define MSM_UART_MR2_ERROR_MODE BIT(6)
43#define MSM_UART_MR2_BITS_PER_CHAR 0x30
44#define MSM_UART_MR2_BITS_PER_CHAR_5 (0x0 << 4)
45#define MSM_UART_MR2_BITS_PER_CHAR_6 (0x1 << 4)
46#define MSM_UART_MR2_BITS_PER_CHAR_7 (0x2 << 4)
47#define MSM_UART_MR2_BITS_PER_CHAR_8 (0x3 << 4)
48#define MSM_UART_MR2_STOP_BIT_LEN_ONE (0x1 << 2)
49#define MSM_UART_MR2_STOP_BIT_LEN_TWO (0x3 << 2)
50#define MSM_UART_MR2_PARITY_MODE_NONE 0x0
51#define MSM_UART_MR2_PARITY_MODE_ODD 0x1
52#define MSM_UART_MR2_PARITY_MODE_EVEN 0x2
53#define MSM_UART_MR2_PARITY_MODE_SPACE 0x3
54#define MSM_UART_MR2_PARITY_MODE 0x3
55
56#define MSM_UART_CSR 0x0008
57
58#define MSM_UART_TF 0x000C
59#define UARTDM_TF 0x0070
60
61#define MSM_UART_CR 0x0010
62#define MSM_UART_CR_CMD_NULL (0 << 4)
63#define MSM_UART_CR_CMD_RESET_RX (1 << 4)
64#define MSM_UART_CR_CMD_RESET_TX (2 << 4)
65#define MSM_UART_CR_CMD_RESET_ERR (3 << 4)
66#define MSM_UART_CR_CMD_RESET_BREAK_INT (4 << 4)
67#define MSM_UART_CR_CMD_START_BREAK (5 << 4)
68#define MSM_UART_CR_CMD_STOP_BREAK (6 << 4)
69#define MSM_UART_CR_CMD_RESET_CTS (7 << 4)
70#define MSM_UART_CR_CMD_RESET_STALE_INT (8 << 4)
71#define MSM_UART_CR_CMD_PACKET_MODE (9 << 4)
72#define MSM_UART_CR_CMD_MODE_RESET (12 << 4)
73#define MSM_UART_CR_CMD_SET_RFR (13 << 4)
74#define MSM_UART_CR_CMD_RESET_RFR (14 << 4)
75#define MSM_UART_CR_CMD_PROTECTION_EN (16 << 4)
76#define MSM_UART_CR_CMD_STALE_EVENT_DISABLE (6 << 8)
77#define MSM_UART_CR_CMD_STALE_EVENT_ENABLE (80 << 4)
78#define MSM_UART_CR_CMD_FORCE_STALE (4 << 8)
79#define MSM_UART_CR_CMD_RESET_TX_READY (3 << 8)
80#define MSM_UART_CR_TX_DISABLE BIT(3)
81#define MSM_UART_CR_TX_ENABLE BIT(2)
82#define MSM_UART_CR_RX_DISABLE BIT(1)
83#define MSM_UART_CR_RX_ENABLE BIT(0)
84#define MSM_UART_CR_CMD_RESET_RXBREAK_START ((1 << 11) | (2 << 4))
85
86#define MSM_UART_IMR 0x0014
87#define MSM_UART_IMR_TXLEV BIT(0)
88#define MSM_UART_IMR_RXSTALE BIT(3)
89#define MSM_UART_IMR_RXLEV BIT(4)
90#define MSM_UART_IMR_DELTA_CTS BIT(5)
91#define MSM_UART_IMR_CURRENT_CTS BIT(6)
92#define MSM_UART_IMR_RXBREAK_START BIT(10)
93
94#define MSM_UART_IPR_RXSTALE_LAST 0x20
95#define MSM_UART_IPR_STALE_LSB 0x1F
96#define MSM_UART_IPR_STALE_TIMEOUT_MSB 0x3FF80
97#define MSM_UART_DM_IPR_STALE_TIMEOUT_MSB 0xFFFFFF80
98
99#define MSM_UART_IPR 0x0018
100#define MSM_UART_TFWR 0x001C
101#define MSM_UART_RFWR 0x0020
102#define MSM_UART_HCR 0x0024
103
104#define MSM_UART_MREG 0x0028
105#define MSM_UART_NREG 0x002C
106#define MSM_UART_DREG 0x0030
107#define MSM_UART_MNDREG 0x0034
108#define MSM_UART_IRDA 0x0038
109#define MSM_UART_MISR_MODE 0x0040
110#define MSM_UART_MISR_RESET 0x0044
111#define MSM_UART_MISR_EXPORT 0x0048
112#define MSM_UART_MISR_VAL 0x004C
113#define MSM_UART_TEST_CTRL 0x0050
114
115#define MSM_UART_SR 0x0008
116#define MSM_UART_SR_HUNT_CHAR BIT(7)
117#define MSM_UART_SR_RX_BREAK BIT(6)
118#define MSM_UART_SR_PAR_FRAME_ERR BIT(5)
119#define MSM_UART_SR_OVERRUN BIT(4)
120#define MSM_UART_SR_TX_EMPTY BIT(3)
121#define MSM_UART_SR_TX_READY BIT(2)
122#define MSM_UART_SR_RX_FULL BIT(1)
123#define MSM_UART_SR_RX_READY BIT(0)
124
125#define MSM_UART_RF 0x000C
126#define UARTDM_RF 0x0070
127#define MSM_UART_MISR 0x0010
128#define MSM_UART_ISR 0x0014
129#define MSM_UART_ISR_TX_READY BIT(7)
130
131#define UARTDM_RXFS 0x50
132#define UARTDM_RXFS_BUF_SHIFT 0x7
133#define UARTDM_RXFS_BUF_MASK 0x7
134
135#define UARTDM_DMEN 0x3C
136#define UARTDM_DMEN_RX_SC_ENABLE BIT(5)
137#define UARTDM_DMEN_TX_SC_ENABLE BIT(4)
138
139#define UARTDM_DMEN_TX_BAM_ENABLE BIT(2) /* UARTDM_1P4 */
140#define UARTDM_DMEN_TX_DM_ENABLE BIT(0) /* < UARTDM_1P4 */
141
142#define UARTDM_DMEN_RX_BAM_ENABLE BIT(3) /* UARTDM_1P4 */
143#define UARTDM_DMEN_RX_DM_ENABLE BIT(1) /* < UARTDM_1P4 */
144
145#define UARTDM_DMRX 0x34
146#define UARTDM_NCF_TX 0x40
147#define UARTDM_RX_TOTAL_SNAP 0x38
148
149#define UARTDM_BURST_SIZE 16 /* in bytes */
150#define UARTDM_TX_AIGN(x) ((x) & ~0x3) /* valid for > 1p3 */
151#define UARTDM_TX_MAX 256 /* in bytes, valid for <= 1p3 */
152#define UARTDM_RX_SIZE (UART_XMIT_SIZE / 4)
153
154enum {
155 UARTDM_1P1 = 1,
156 UARTDM_1P2,
157 UARTDM_1P3,
158 UARTDM_1P4,
159};
160
161struct msm_dma {
162 struct dma_chan *chan;
163 enum dma_data_direction dir;
164 union {
165 struct {
166 dma_addr_t phys;
167 unsigned char *virt;
168 unsigned int count;
169 } rx;
170 struct scatterlist tx_sg;
171 };
172 dma_cookie_t cookie;
173 u32 enable_bit;
174 struct dma_async_tx_descriptor *desc;
175};
176
177struct msm_port {
178 struct uart_port uart;
179 char name[16];
180 struct clk *clk;
181 struct clk *pclk;
182 unsigned int imr;
183 int is_uartdm;
184 unsigned int old_snap_state;
185 bool break_detected;
186 struct msm_dma tx_dma;
187 struct msm_dma rx_dma;
188};
189
190static inline struct msm_port *to_msm_port(struct uart_port *up)
191{
192 return container_of(up, struct msm_port, uart);
193}
194
195static
196void msm_write(struct uart_port *port, unsigned int val, unsigned int off)
197{
198 writel_relaxed(val, port->membase + off);
199}
200
201static
202unsigned int msm_read(struct uart_port *port, unsigned int off)
203{
204 return readl_relaxed(port->membase + off);
205}
206
207/*
208 * Setup the MND registers to use the TCXO clock.
209 */
210static void msm_serial_set_mnd_regs_tcxo(struct uart_port *port)
211{
212 msm_write(port, 0x06, MSM_UART_MREG);
213 msm_write(port, 0xF1, MSM_UART_NREG);
214 msm_write(port, 0x0F, MSM_UART_DREG);
215 msm_write(port, 0x1A, MSM_UART_MNDREG);
216 port->uartclk = 1843200;
217}
218
219/*
220 * Setup the MND registers to use the TCXO clock divided by 4.
221 */
222static void msm_serial_set_mnd_regs_tcxoby4(struct uart_port *port)
223{
224 msm_write(port, 0x18, MSM_UART_MREG);
225 msm_write(port, 0xF6, MSM_UART_NREG);
226 msm_write(port, 0x0F, MSM_UART_DREG);
227 msm_write(port, 0x0A, MSM_UART_MNDREG);
228 port->uartclk = 1843200;
229}
230
231static void msm_serial_set_mnd_regs(struct uart_port *port)
232{
233 struct msm_port *msm_port = to_msm_port(port);
234
235 /*
236 * These registers don't exist so we change the clk input rate
237 * on uartdm hardware instead
238 */
239 if (msm_port->is_uartdm)
240 return;
241
242 if (port->uartclk == 19200000)
243 msm_serial_set_mnd_regs_tcxo(port);
244 else if (port->uartclk == 4800000)
245 msm_serial_set_mnd_regs_tcxoby4(port);
246}
247
248static void msm_handle_tx(struct uart_port *port);
249static void msm_start_rx_dma(struct msm_port *msm_port);
250
251static void msm_stop_dma(struct uart_port *port, struct msm_dma *dma)
252{
253 struct device *dev = port->dev;
254 unsigned int mapped;
255 u32 val;
256
257 if (dma->dir == DMA_TO_DEVICE) {
258 mapped = sg_dma_len(&dma->tx_sg);
259 } else {
260 mapped = dma->rx.count;
261 dma->rx.count = 0;
262 }
263
264 dmaengine_terminate_all(dma->chan);
265
266 /*
267 * DMA Stall happens if enqueue and flush command happens concurrently.
268 * For example before changing the baud rate/protocol configuration and
269 * sending flush command to ADM, disable the channel of UARTDM.
270 * Note: should not reset the receiver here immediately as it is not
271 * suggested to do disable/reset or reset/disable at the same time.
272 */
273 val = msm_read(port, UARTDM_DMEN);
274 val &= ~dma->enable_bit;
275 msm_write(port, val, UARTDM_DMEN);
276
277 if (mapped) {
278 if (dma->dir == DMA_TO_DEVICE) {
279 dma_unmap_sg(dev, &dma->tx_sg, 1, dma->dir);
280 sg_init_table(&dma->tx_sg, 1);
281 } else
282 dma_unmap_single(dev, dma->rx.phys, mapped, dma->dir);
283 }
284}
285
286static void msm_release_dma(struct msm_port *msm_port)
287{
288 struct msm_dma *dma;
289
290 dma = &msm_port->tx_dma;
291 if (dma->chan) {
292 msm_stop_dma(&msm_port->uart, dma);
293 dma_release_channel(dma->chan);
294 }
295
296 memset(dma, 0, sizeof(*dma));
297
298 dma = &msm_port->rx_dma;
299 if (dma->chan) {
300 msm_stop_dma(&msm_port->uart, dma);
301 dma_release_channel(dma->chan);
302 kfree(dma->rx.virt);
303 }
304
305 memset(dma, 0, sizeof(*dma));
306}
307
308static void msm_request_tx_dma(struct msm_port *msm_port, resource_size_t base)
309{
310 struct device *dev = msm_port->uart.dev;
311 struct dma_slave_config conf;
312 struct qcom_adm_peripheral_config periph_conf = {};
313 struct msm_dma *dma;
314 u32 crci = 0;
315 int ret;
316
317 dma = &msm_port->tx_dma;
318
319 /* allocate DMA resources, if available */
320 dma->chan = dma_request_chan(dev, "tx");
321 if (IS_ERR(dma->chan))
322 goto no_tx;
323
324 of_property_read_u32(dev->of_node, "qcom,tx-crci", &crci);
325
326 memset(&conf, 0, sizeof(conf));
327 conf.direction = DMA_MEM_TO_DEV;
328 conf.device_fc = true;
329 conf.dst_addr = base + UARTDM_TF;
330 conf.dst_maxburst = UARTDM_BURST_SIZE;
331 if (crci) {
332 conf.peripheral_config = &periph_conf;
333 conf.peripheral_size = sizeof(periph_conf);
334 periph_conf.crci = crci;
335 }
336
337 ret = dmaengine_slave_config(dma->chan, &conf);
338 if (ret)
339 goto rel_tx;
340
341 dma->dir = DMA_TO_DEVICE;
342
343 if (msm_port->is_uartdm < UARTDM_1P4)
344 dma->enable_bit = UARTDM_DMEN_TX_DM_ENABLE;
345 else
346 dma->enable_bit = UARTDM_DMEN_TX_BAM_ENABLE;
347
348 return;
349
350rel_tx:
351 dma_release_channel(dma->chan);
352no_tx:
353 memset(dma, 0, sizeof(*dma));
354}
355
356static void msm_request_rx_dma(struct msm_port *msm_port, resource_size_t base)
357{
358 struct device *dev = msm_port->uart.dev;
359 struct dma_slave_config conf;
360 struct qcom_adm_peripheral_config periph_conf = {};
361 struct msm_dma *dma;
362 u32 crci = 0;
363 int ret;
364
365 dma = &msm_port->rx_dma;
366
367 /* allocate DMA resources, if available */
368 dma->chan = dma_request_chan(dev, "rx");
369 if (IS_ERR(dma->chan))
370 goto no_rx;
371
372 of_property_read_u32(dev->of_node, "qcom,rx-crci", &crci);
373
374 dma->rx.virt = kzalloc(UARTDM_RX_SIZE, GFP_KERNEL);
375 if (!dma->rx.virt)
376 goto rel_rx;
377
378 memset(&conf, 0, sizeof(conf));
379 conf.direction = DMA_DEV_TO_MEM;
380 conf.device_fc = true;
381 conf.src_addr = base + UARTDM_RF;
382 conf.src_maxburst = UARTDM_BURST_SIZE;
383 if (crci) {
384 conf.peripheral_config = &periph_conf;
385 conf.peripheral_size = sizeof(periph_conf);
386 periph_conf.crci = crci;
387 }
388
389 ret = dmaengine_slave_config(dma->chan, &conf);
390 if (ret)
391 goto err;
392
393 dma->dir = DMA_FROM_DEVICE;
394
395 if (msm_port->is_uartdm < UARTDM_1P4)
396 dma->enable_bit = UARTDM_DMEN_RX_DM_ENABLE;
397 else
398 dma->enable_bit = UARTDM_DMEN_RX_BAM_ENABLE;
399
400 return;
401err:
402 kfree(dma->rx.virt);
403rel_rx:
404 dma_release_channel(dma->chan);
405no_rx:
406 memset(dma, 0, sizeof(*dma));
407}
408
409static inline void msm_wait_for_xmitr(struct uart_port *port)
410{
411 unsigned int timeout = 500000;
412
413 while (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_EMPTY)) {
414 if (msm_read(port, MSM_UART_ISR) & MSM_UART_ISR_TX_READY)
415 break;
416 udelay(1);
417 if (!timeout--)
418 break;
419 }
420 msm_write(port, MSM_UART_CR_CMD_RESET_TX_READY, MSM_UART_CR);
421}
422
423static void msm_stop_tx(struct uart_port *port)
424{
425 struct msm_port *msm_port = to_msm_port(port);
426
427 msm_port->imr &= ~MSM_UART_IMR_TXLEV;
428 msm_write(port, msm_port->imr, MSM_UART_IMR);
429}
430
431static void msm_start_tx(struct uart_port *port)
432{
433 struct msm_port *msm_port = to_msm_port(port);
434 struct msm_dma *dma = &msm_port->tx_dma;
435
436 /* Already started in DMA mode */
437 if (sg_dma_len(&dma->tx_sg))
438 return;
439
440 msm_port->imr |= MSM_UART_IMR_TXLEV;
441 msm_write(port, msm_port->imr, MSM_UART_IMR);
442}
443
444static void msm_reset_dm_count(struct uart_port *port, int count)
445{
446 msm_wait_for_xmitr(port);
447 msm_write(port, count, UARTDM_NCF_TX);
448 msm_read(port, UARTDM_NCF_TX);
449}
450
451static void msm_complete_tx_dma(void *args)
452{
453 struct msm_port *msm_port = args;
454 struct uart_port *port = &msm_port->uart;
455 struct tty_port *tport = &port->state->port;
456 struct msm_dma *dma = &msm_port->tx_dma;
457 struct dma_tx_state state;
458 unsigned long flags;
459 unsigned int count;
460 u32 val;
461
462 uart_port_lock_irqsave(port, &flags);
463
464 /* Already stopped */
465 if (!sg_dma_len(&dma->tx_sg))
466 goto done;
467
468 dmaengine_tx_status(dma->chan, dma->cookie, &state);
469
470 dma_unmap_sg(port->dev, &dma->tx_sg, 1, dma->dir);
471
472 val = msm_read(port, UARTDM_DMEN);
473 val &= ~dma->enable_bit;
474 msm_write(port, val, UARTDM_DMEN);
475
476 if (msm_port->is_uartdm > UARTDM_1P3) {
477 msm_write(port, MSM_UART_CR_CMD_RESET_TX, MSM_UART_CR);
478 msm_write(port, MSM_UART_CR_TX_ENABLE, MSM_UART_CR);
479 }
480
481 count = sg_dma_len(&dma->tx_sg) - state.residue;
482 uart_xmit_advance(port, count);
483 sg_init_table(&dma->tx_sg, 1);
484
485 /* Restore "Tx FIFO below watermark" interrupt */
486 msm_port->imr |= MSM_UART_IMR_TXLEV;
487 msm_write(port, msm_port->imr, MSM_UART_IMR);
488
489 if (kfifo_len(&tport->xmit_fifo) < WAKEUP_CHARS)
490 uart_write_wakeup(port);
491
492 msm_handle_tx(port);
493done:
494 uart_port_unlock_irqrestore(port, flags);
495}
496
497static int msm_handle_tx_dma(struct msm_port *msm_port, unsigned int count)
498{
499 struct uart_port *port = &msm_port->uart;
500 struct tty_port *tport = &port->state->port;
501 struct msm_dma *dma = &msm_port->tx_dma;
502 unsigned int mapped;
503 int ret;
504 u32 val;
505
506 sg_init_table(&dma->tx_sg, 1);
507 kfifo_dma_out_prepare(&tport->xmit_fifo, &dma->tx_sg, 1, count);
508
509 mapped = dma_map_sg(port->dev, &dma->tx_sg, 1, dma->dir);
510 if (!mapped) {
511 ret = -EIO;
512 goto zero_sg;
513 }
514
515 dma->desc = dmaengine_prep_slave_sg(dma->chan, &dma->tx_sg, 1,
516 DMA_MEM_TO_DEV,
517 DMA_PREP_INTERRUPT |
518 DMA_PREP_FENCE);
519 if (!dma->desc) {
520 ret = -EIO;
521 goto unmap;
522 }
523
524 dma->desc->callback = msm_complete_tx_dma;
525 dma->desc->callback_param = msm_port;
526
527 dma->cookie = dmaengine_submit(dma->desc);
528 ret = dma_submit_error(dma->cookie);
529 if (ret)
530 goto unmap;
531
532 /*
533 * Using DMA complete for Tx FIFO reload, no need for
534 * "Tx FIFO below watermark" one, disable it
535 */
536 msm_port->imr &= ~MSM_UART_IMR_TXLEV;
537 msm_write(port, msm_port->imr, MSM_UART_IMR);
538
539 val = msm_read(port, UARTDM_DMEN);
540 val |= dma->enable_bit;
541
542 if (msm_port->is_uartdm < UARTDM_1P4)
543 msm_write(port, val, UARTDM_DMEN);
544
545 msm_reset_dm_count(port, count);
546
547 if (msm_port->is_uartdm > UARTDM_1P3)
548 msm_write(port, val, UARTDM_DMEN);
549
550 dma_async_issue_pending(dma->chan);
551 return 0;
552unmap:
553 dma_unmap_sg(port->dev, &dma->tx_sg, 1, dma->dir);
554zero_sg:
555 sg_init_table(&dma->tx_sg, 1);
556 return ret;
557}
558
559static void msm_complete_rx_dma(void *args)
560{
561 struct msm_port *msm_port = args;
562 struct uart_port *port = &msm_port->uart;
563 struct tty_port *tport = &port->state->port;
564 struct msm_dma *dma = &msm_port->rx_dma;
565 int count = 0, i, sysrq;
566 unsigned long flags;
567 u32 val;
568
569 uart_port_lock_irqsave(port, &flags);
570
571 /* Already stopped */
572 if (!dma->rx.count)
573 goto done;
574
575 val = msm_read(port, UARTDM_DMEN);
576 val &= ~dma->enable_bit;
577 msm_write(port, val, UARTDM_DMEN);
578
579 if (msm_read(port, MSM_UART_SR) & MSM_UART_SR_OVERRUN) {
580 port->icount.overrun++;
581 tty_insert_flip_char(tport, 0, TTY_OVERRUN);
582 msm_write(port, MSM_UART_CR_CMD_RESET_ERR, MSM_UART_CR);
583 }
584
585 count = msm_read(port, UARTDM_RX_TOTAL_SNAP);
586
587 port->icount.rx += count;
588
589 dma->rx.count = 0;
590
591 dma_unmap_single(port->dev, dma->rx.phys, UARTDM_RX_SIZE, dma->dir);
592
593 for (i = 0; i < count; i++) {
594 char flag = TTY_NORMAL;
595
596 if (msm_port->break_detected && dma->rx.virt[i] == 0) {
597 port->icount.brk++;
598 flag = TTY_BREAK;
599 msm_port->break_detected = false;
600 if (uart_handle_break(port))
601 continue;
602 }
603
604 if (!(port->read_status_mask & MSM_UART_SR_RX_BREAK))
605 flag = TTY_NORMAL;
606
607 sysrq = uart_prepare_sysrq_char(port, dma->rx.virt[i]);
608 if (!sysrq)
609 tty_insert_flip_char(tport, dma->rx.virt[i], flag);
610 }
611
612 msm_start_rx_dma(msm_port);
613done:
614 uart_unlock_and_check_sysrq_irqrestore(port, flags);
615
616 if (count)
617 tty_flip_buffer_push(tport);
618}
619
620static void msm_start_rx_dma(struct msm_port *msm_port)
621{
622 struct msm_dma *dma = &msm_port->rx_dma;
623 struct uart_port *uart = &msm_port->uart;
624 u32 val;
625 int ret;
626
627 if (IS_ENABLED(CONFIG_CONSOLE_POLL))
628 return;
629
630 if (!dma->chan)
631 return;
632
633 dma->rx.phys = dma_map_single(uart->dev, dma->rx.virt,
634 UARTDM_RX_SIZE, dma->dir);
635 ret = dma_mapping_error(uart->dev, dma->rx.phys);
636 if (ret)
637 goto sw_mode;
638
639 dma->desc = dmaengine_prep_slave_single(dma->chan, dma->rx.phys,
640 UARTDM_RX_SIZE, DMA_DEV_TO_MEM,
641 DMA_PREP_INTERRUPT);
642 if (!dma->desc)
643 goto unmap;
644
645 dma->desc->callback = msm_complete_rx_dma;
646 dma->desc->callback_param = msm_port;
647
648 dma->cookie = dmaengine_submit(dma->desc);
649 ret = dma_submit_error(dma->cookie);
650 if (ret)
651 goto unmap;
652 /*
653 * Using DMA for FIFO off-load, no need for "Rx FIFO over
654 * watermark" or "stale" interrupts, disable them
655 */
656 msm_port->imr &= ~(MSM_UART_IMR_RXLEV | MSM_UART_IMR_RXSTALE);
657
658 /*
659 * Well, when DMA is ADM3 engine(implied by <= UARTDM v1.3),
660 * we need RXSTALE to flush input DMA fifo to memory
661 */
662 if (msm_port->is_uartdm < UARTDM_1P4)
663 msm_port->imr |= MSM_UART_IMR_RXSTALE;
664
665 msm_write(uart, msm_port->imr, MSM_UART_IMR);
666
667 dma->rx.count = UARTDM_RX_SIZE;
668
669 dma_async_issue_pending(dma->chan);
670
671 msm_write(uart, MSM_UART_CR_CMD_RESET_STALE_INT, MSM_UART_CR);
672 msm_write(uart, MSM_UART_CR_CMD_STALE_EVENT_ENABLE, MSM_UART_CR);
673
674 val = msm_read(uart, UARTDM_DMEN);
675 val |= dma->enable_bit;
676
677 if (msm_port->is_uartdm < UARTDM_1P4)
678 msm_write(uart, val, UARTDM_DMEN);
679
680 msm_write(uart, UARTDM_RX_SIZE, UARTDM_DMRX);
681
682 if (msm_port->is_uartdm > UARTDM_1P3)
683 msm_write(uart, val, UARTDM_DMEN);
684
685 return;
686unmap:
687 dma_unmap_single(uart->dev, dma->rx.phys, UARTDM_RX_SIZE, dma->dir);
688
689sw_mode:
690 /*
691 * Switch from DMA to SW/FIFO mode. After clearing Rx BAM (UARTDM_DMEN),
692 * receiver must be reset.
693 */
694 msm_write(uart, MSM_UART_CR_CMD_RESET_RX, MSM_UART_CR);
695 msm_write(uart, MSM_UART_CR_RX_ENABLE, MSM_UART_CR);
696
697 msm_write(uart, MSM_UART_CR_CMD_RESET_STALE_INT, MSM_UART_CR);
698 msm_write(uart, 0xFFFFFF, UARTDM_DMRX);
699 msm_write(uart, MSM_UART_CR_CMD_STALE_EVENT_ENABLE, MSM_UART_CR);
700
701 /* Re-enable RX interrupts */
702 msm_port->imr |= MSM_UART_IMR_RXLEV | MSM_UART_IMR_RXSTALE;
703 msm_write(uart, msm_port->imr, MSM_UART_IMR);
704}
705
706static void msm_stop_rx(struct uart_port *port)
707{
708 struct msm_port *msm_port = to_msm_port(port);
709 struct msm_dma *dma = &msm_port->rx_dma;
710
711 msm_port->imr &= ~(MSM_UART_IMR_RXLEV | MSM_UART_IMR_RXSTALE);
712 msm_write(port, msm_port->imr, MSM_UART_IMR);
713
714 if (dma->chan)
715 msm_stop_dma(port, dma);
716}
717
718static void msm_enable_ms(struct uart_port *port)
719{
720 struct msm_port *msm_port = to_msm_port(port);
721
722 msm_port->imr |= MSM_UART_IMR_DELTA_CTS;
723 msm_write(port, msm_port->imr, MSM_UART_IMR);
724}
725
726static void msm_handle_rx_dm(struct uart_port *port, unsigned int misr)
727 __must_hold(&port->lock)
728{
729 struct tty_port *tport = &port->state->port;
730 unsigned int sr;
731 int count = 0;
732 struct msm_port *msm_port = to_msm_port(port);
733
734 if ((msm_read(port, MSM_UART_SR) & MSM_UART_SR_OVERRUN)) {
735 port->icount.overrun++;
736 tty_insert_flip_char(tport, 0, TTY_OVERRUN);
737 msm_write(port, MSM_UART_CR_CMD_RESET_ERR, MSM_UART_CR);
738 }
739
740 if (misr & MSM_UART_IMR_RXSTALE) {
741 count = msm_read(port, UARTDM_RX_TOTAL_SNAP) -
742 msm_port->old_snap_state;
743 msm_port->old_snap_state = 0;
744 } else {
745 count = 4 * (msm_read(port, MSM_UART_RFWR));
746 msm_port->old_snap_state += count;
747 }
748
749 /* TODO: Precise error reporting */
750
751 port->icount.rx += count;
752
753 while (count > 0) {
754 unsigned char buf[4];
755 int sysrq, r_count, i;
756
757 sr = msm_read(port, MSM_UART_SR);
758 if ((sr & MSM_UART_SR_RX_READY) == 0) {
759 msm_port->old_snap_state -= count;
760 break;
761 }
762
763 ioread32_rep(port->membase + UARTDM_RF, buf, 1);
764 r_count = min_t(int, count, sizeof(buf));
765
766 for (i = 0; i < r_count; i++) {
767 char flag = TTY_NORMAL;
768
769 if (msm_port->break_detected && buf[i] == 0) {
770 port->icount.brk++;
771 flag = TTY_BREAK;
772 msm_port->break_detected = false;
773 if (uart_handle_break(port))
774 continue;
775 }
776
777 if (!(port->read_status_mask & MSM_UART_SR_RX_BREAK))
778 flag = TTY_NORMAL;
779
780 sysrq = uart_prepare_sysrq_char(port, buf[i]);
781 if (!sysrq)
782 tty_insert_flip_char(tport, buf[i], flag);
783 }
784 count -= r_count;
785 }
786
787 tty_flip_buffer_push(tport);
788
789 if (misr & (MSM_UART_IMR_RXSTALE))
790 msm_write(port, MSM_UART_CR_CMD_RESET_STALE_INT, MSM_UART_CR);
791 msm_write(port, 0xFFFFFF, UARTDM_DMRX);
792 msm_write(port, MSM_UART_CR_CMD_STALE_EVENT_ENABLE, MSM_UART_CR);
793
794 /* Try to use DMA */
795 msm_start_rx_dma(msm_port);
796}
797
798static void msm_handle_rx(struct uart_port *port)
799 __must_hold(&port->lock)
800{
801 struct tty_port *tport = &port->state->port;
802 unsigned int sr;
803
804 /*
805 * Handle overrun. My understanding of the hardware is that overrun
806 * is not tied to the RX buffer, so we handle the case out of band.
807 */
808 if ((msm_read(port, MSM_UART_SR) & MSM_UART_SR_OVERRUN)) {
809 port->icount.overrun++;
810 tty_insert_flip_char(tport, 0, TTY_OVERRUN);
811 msm_write(port, MSM_UART_CR_CMD_RESET_ERR, MSM_UART_CR);
812 }
813
814 /* and now the main RX loop */
815 while ((sr = msm_read(port, MSM_UART_SR)) & MSM_UART_SR_RX_READY) {
816 unsigned int c;
817 char flag = TTY_NORMAL;
818 int sysrq;
819
820 c = msm_read(port, MSM_UART_RF);
821
822 if (sr & MSM_UART_SR_RX_BREAK) {
823 port->icount.brk++;
824 if (uart_handle_break(port))
825 continue;
826 } else if (sr & MSM_UART_SR_PAR_FRAME_ERR) {
827 port->icount.frame++;
828 } else {
829 port->icount.rx++;
830 }
831
832 /* Mask conditions we're ignoring. */
833 sr &= port->read_status_mask;
834
835 if (sr & MSM_UART_SR_RX_BREAK)
836 flag = TTY_BREAK;
837 else if (sr & MSM_UART_SR_PAR_FRAME_ERR)
838 flag = TTY_FRAME;
839
840 sysrq = uart_prepare_sysrq_char(port, c);
841 if (!sysrq)
842 tty_insert_flip_char(tport, c, flag);
843 }
844
845 tty_flip_buffer_push(tport);
846}
847
848static void msm_handle_tx_pio(struct uart_port *port, unsigned int tx_count)
849{
850 struct msm_port *msm_port = to_msm_port(port);
851 struct tty_port *tport = &port->state->port;
852 unsigned int num_chars;
853 unsigned int tf_pointer = 0;
854 void __iomem *tf;
855
856 if (msm_port->is_uartdm)
857 tf = port->membase + UARTDM_TF;
858 else
859 tf = port->membase + MSM_UART_TF;
860
861 if (tx_count && msm_port->is_uartdm)
862 msm_reset_dm_count(port, tx_count);
863
864 while (tf_pointer < tx_count) {
865 unsigned char buf[4] = { 0 };
866
867 if (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_READY))
868 break;
869
870 if (msm_port->is_uartdm)
871 num_chars = min(tx_count - tf_pointer,
872 (unsigned int)sizeof(buf));
873 else
874 num_chars = 1;
875
876 num_chars = uart_fifo_out(port, buf, num_chars);
877 iowrite32_rep(tf, buf, 1);
878 tf_pointer += num_chars;
879 }
880
881 /* disable tx interrupts if nothing more to send */
882 if (kfifo_is_empty(&tport->xmit_fifo))
883 msm_stop_tx(port);
884
885 if (kfifo_len(&tport->xmit_fifo) < WAKEUP_CHARS)
886 uart_write_wakeup(port);
887}
888
889static void msm_handle_tx(struct uart_port *port)
890{
891 struct msm_port *msm_port = to_msm_port(port);
892 struct tty_port *tport = &port->state->port;
893 struct msm_dma *dma = &msm_port->tx_dma;
894 unsigned int pio_count, dma_count, dma_min;
895 char buf[4] = { 0 };
896 void __iomem *tf;
897 int err = 0;
898
899 if (port->x_char) {
900 if (msm_port->is_uartdm)
901 tf = port->membase + UARTDM_TF;
902 else
903 tf = port->membase + MSM_UART_TF;
904
905 buf[0] = port->x_char;
906
907 if (msm_port->is_uartdm)
908 msm_reset_dm_count(port, 1);
909
910 iowrite32_rep(tf, buf, 1);
911 port->icount.tx++;
912 port->x_char = 0;
913 return;
914 }
915
916 if (kfifo_is_empty(&tport->xmit_fifo) || uart_tx_stopped(port)) {
917 msm_stop_tx(port);
918 return;
919 }
920
921 dma_count = pio_count = kfifo_out_linear(&tport->xmit_fifo, NULL,
922 UART_XMIT_SIZE);
923
924 dma_min = 1; /* Always DMA */
925 if (msm_port->is_uartdm > UARTDM_1P3) {
926 dma_count = UARTDM_TX_AIGN(dma_count);
927 dma_min = UARTDM_BURST_SIZE;
928 } else {
929 if (dma_count > UARTDM_TX_MAX)
930 dma_count = UARTDM_TX_MAX;
931 }
932
933 if (pio_count > port->fifosize)
934 pio_count = port->fifosize;
935
936 if (!dma->chan || dma_count < dma_min)
937 msm_handle_tx_pio(port, pio_count);
938 else
939 err = msm_handle_tx_dma(msm_port, dma_count);
940
941 if (err) /* fall back to PIO mode */
942 msm_handle_tx_pio(port, pio_count);
943}
944
945static void msm_handle_delta_cts(struct uart_port *port)
946{
947 msm_write(port, MSM_UART_CR_CMD_RESET_CTS, MSM_UART_CR);
948 port->icount.cts++;
949 wake_up_interruptible(&port->state->port.delta_msr_wait);
950}
951
952static irqreturn_t msm_uart_irq(int irq, void *dev_id)
953{
954 struct uart_port *port = dev_id;
955 struct msm_port *msm_port = to_msm_port(port);
956 struct msm_dma *dma = &msm_port->rx_dma;
957 unsigned int misr;
958 u32 val;
959
960 uart_port_lock(port);
961 misr = msm_read(port, MSM_UART_MISR);
962 msm_write(port, 0, MSM_UART_IMR); /* disable interrupt */
963
964 if (misr & MSM_UART_IMR_RXBREAK_START) {
965 msm_port->break_detected = true;
966 msm_write(port, MSM_UART_CR_CMD_RESET_RXBREAK_START, MSM_UART_CR);
967 }
968
969 if (misr & (MSM_UART_IMR_RXLEV | MSM_UART_IMR_RXSTALE)) {
970 if (dma->rx.count) {
971 val = MSM_UART_CR_CMD_STALE_EVENT_DISABLE;
972 msm_write(port, val, MSM_UART_CR);
973 val = MSM_UART_CR_CMD_RESET_STALE_INT;
974 msm_write(port, val, MSM_UART_CR);
975 /*
976 * Flush DMA input fifo to memory, this will also
977 * trigger DMA RX completion
978 */
979 dmaengine_terminate_all(dma->chan);
980 } else if (msm_port->is_uartdm) {
981 msm_handle_rx_dm(port, misr);
982 } else {
983 msm_handle_rx(port);
984 }
985 }
986 if (misr & MSM_UART_IMR_TXLEV)
987 msm_handle_tx(port);
988 if (misr & MSM_UART_IMR_DELTA_CTS)
989 msm_handle_delta_cts(port);
990
991 msm_write(port, msm_port->imr, MSM_UART_IMR); /* restore interrupt */
992 uart_unlock_and_check_sysrq(port);
993
994 return IRQ_HANDLED;
995}
996
997static unsigned int msm_tx_empty(struct uart_port *port)
998{
999 return (msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_EMPTY) ? TIOCSER_TEMT : 0;
1000}
1001
1002static unsigned int msm_get_mctrl(struct uart_port *port)
1003{
1004 return TIOCM_CAR | TIOCM_CTS | TIOCM_DSR | TIOCM_RTS;
1005}
1006
1007static void msm_reset(struct uart_port *port)
1008{
1009 struct msm_port *msm_port = to_msm_port(port);
1010 unsigned int mr;
1011
1012 /* reset everything */
1013 msm_write(port, MSM_UART_CR_CMD_RESET_RX, MSM_UART_CR);
1014 msm_write(port, MSM_UART_CR_CMD_RESET_TX, MSM_UART_CR);
1015 msm_write(port, MSM_UART_CR_CMD_RESET_ERR, MSM_UART_CR);
1016 msm_write(port, MSM_UART_CR_CMD_RESET_BREAK_INT, MSM_UART_CR);
1017 msm_write(port, MSM_UART_CR_CMD_RESET_CTS, MSM_UART_CR);
1018 msm_write(port, MSM_UART_CR_CMD_RESET_RFR, MSM_UART_CR);
1019 mr = msm_read(port, MSM_UART_MR1);
1020 mr &= ~MSM_UART_MR1_RX_RDY_CTL;
1021 msm_write(port, mr, MSM_UART_MR1);
1022
1023 /* Disable DM modes */
1024 if (msm_port->is_uartdm)
1025 msm_write(port, 0, UARTDM_DMEN);
1026}
1027
1028static void msm_set_mctrl(struct uart_port *port, unsigned int mctrl)
1029{
1030 unsigned int mr;
1031
1032 mr = msm_read(port, MSM_UART_MR1);
1033
1034 if (!(mctrl & TIOCM_RTS)) {
1035 mr &= ~MSM_UART_MR1_RX_RDY_CTL;
1036 msm_write(port, mr, MSM_UART_MR1);
1037 msm_write(port, MSM_UART_CR_CMD_RESET_RFR, MSM_UART_CR);
1038 } else {
1039 mr |= MSM_UART_MR1_RX_RDY_CTL;
1040 msm_write(port, mr, MSM_UART_MR1);
1041 }
1042}
1043
1044static void msm_break_ctl(struct uart_port *port, int break_ctl)
1045{
1046 if (break_ctl)
1047 msm_write(port, MSM_UART_CR_CMD_START_BREAK, MSM_UART_CR);
1048 else
1049 msm_write(port, MSM_UART_CR_CMD_STOP_BREAK, MSM_UART_CR);
1050}
1051
1052struct msm_baud_map {
1053 u16 divisor;
1054 u8 code;
1055 u8 rxstale;
1056};
1057
1058static const struct msm_baud_map *
1059msm_find_best_baud(struct uart_port *port, unsigned int baud,
1060 unsigned long *rate)
1061{
1062 struct msm_port *msm_port = to_msm_port(port);
1063 unsigned int divisor, result;
1064 unsigned long target, old, best_rate = 0, diff, best_diff = ULONG_MAX;
1065 const struct msm_baud_map *entry, *end, *best;
1066 static const struct msm_baud_map table[] = {
1067 { 1, 0xff, 31 },
1068 { 2, 0xee, 16 },
1069 { 3, 0xdd, 8 },
1070 { 4, 0xcc, 6 },
1071 { 6, 0xbb, 6 },
1072 { 8, 0xaa, 6 },
1073 { 12, 0x99, 6 },
1074 { 16, 0x88, 1 },
1075 { 24, 0x77, 1 },
1076 { 32, 0x66, 1 },
1077 { 48, 0x55, 1 },
1078 { 96, 0x44, 1 },
1079 { 192, 0x33, 1 },
1080 { 384, 0x22, 1 },
1081 { 768, 0x11, 1 },
1082 { 1536, 0x00, 1 },
1083 };
1084
1085 best = table; /* Default to smallest divider */
1086 target = clk_round_rate(msm_port->clk, 16 * baud);
1087 divisor = DIV_ROUND_CLOSEST(target, 16 * baud);
1088
1089 end = table + ARRAY_SIZE(table);
1090 entry = table;
1091 while (entry < end) {
1092 if (entry->divisor <= divisor) {
1093 result = target / entry->divisor / 16;
1094 diff = abs(result - baud);
1095
1096 /* Keep track of best entry */
1097 if (diff < best_diff) {
1098 best_diff = diff;
1099 best = entry;
1100 best_rate = target;
1101 }
1102
1103 if (result == baud)
1104 break;
1105 } else {
1106 old = target;
1107 target = clk_round_rate(msm_port->clk, old + 1);
1108 /*
1109 * The rate didn't get any faster so we can't do
1110 * better at dividing it down
1111 */
1112 if (target == old)
1113 break;
1114
1115 /* Start the divisor search over at this new rate */
1116 entry = table;
1117 divisor = DIV_ROUND_CLOSEST(target, 16 * baud);
1118 continue;
1119 }
1120 entry++;
1121 }
1122
1123 *rate = best_rate;
1124 return best;
1125}
1126
1127static int msm_set_baud_rate(struct uart_port *port, unsigned int baud,
1128 unsigned long *saved_flags)
1129 __must_hold(&port->lock)
1130{
1131 unsigned int rxstale, watermark, mask;
1132 struct msm_port *msm_port = to_msm_port(port);
1133 const struct msm_baud_map *entry;
1134 unsigned long flags, rate;
1135
1136 flags = *saved_flags;
1137 uart_port_unlock_irqrestore(port, flags);
1138
1139 entry = msm_find_best_baud(port, baud, &rate);
1140 dev_pm_opp_set_rate(port->dev, rate);
1141 baud = rate / 16 / entry->divisor;
1142
1143 uart_port_lock_irqsave(port, &flags);
1144 *saved_flags = flags;
1145 port->uartclk = rate;
1146
1147 msm_write(port, entry->code, MSM_UART_CSR);
1148
1149 /* RX stale watermark */
1150 rxstale = entry->rxstale;
1151 watermark = MSM_UART_IPR_STALE_LSB & rxstale;
1152 if (msm_port->is_uartdm) {
1153 mask = MSM_UART_DM_IPR_STALE_TIMEOUT_MSB;
1154 } else {
1155 watermark |= MSM_UART_IPR_RXSTALE_LAST;
1156 mask = MSM_UART_IPR_STALE_TIMEOUT_MSB;
1157 }
1158
1159 watermark |= mask & (rxstale << 2);
1160
1161 msm_write(port, watermark, MSM_UART_IPR);
1162
1163 /* set RX watermark */
1164 watermark = (port->fifosize * 3) / 4;
1165 msm_write(port, watermark, MSM_UART_RFWR);
1166
1167 /* set TX watermark */
1168 msm_write(port, 10, MSM_UART_TFWR);
1169
1170 msm_write(port, MSM_UART_CR_CMD_PROTECTION_EN, MSM_UART_CR);
1171 msm_reset(port);
1172
1173 /* Enable RX and TX */
1174 msm_write(port, MSM_UART_CR_TX_ENABLE | MSM_UART_CR_RX_ENABLE, MSM_UART_CR);
1175
1176 /* turn on RX and CTS interrupts */
1177 msm_port->imr = MSM_UART_IMR_RXLEV | MSM_UART_IMR_RXSTALE |
1178 MSM_UART_IMR_CURRENT_CTS | MSM_UART_IMR_RXBREAK_START;
1179
1180 msm_write(port, msm_port->imr, MSM_UART_IMR);
1181
1182 if (msm_port->is_uartdm) {
1183 msm_write(port, MSM_UART_CR_CMD_RESET_STALE_INT, MSM_UART_CR);
1184 msm_write(port, 0xFFFFFF, UARTDM_DMRX);
1185 msm_write(port, MSM_UART_CR_CMD_STALE_EVENT_ENABLE, MSM_UART_CR);
1186 }
1187
1188 return baud;
1189}
1190
1191static void msm_init_clock(struct uart_port *port)
1192{
1193 struct msm_port *msm_port = to_msm_port(port);
1194
1195 dev_pm_opp_set_rate(port->dev, port->uartclk);
1196 clk_prepare_enable(msm_port->clk);
1197 clk_prepare_enable(msm_port->pclk);
1198 msm_serial_set_mnd_regs(port);
1199}
1200
1201static int msm_startup(struct uart_port *port)
1202{
1203 struct msm_port *msm_port = to_msm_port(port);
1204 unsigned int data, rfr_level, mask;
1205 int ret;
1206
1207 snprintf(msm_port->name, sizeof(msm_port->name),
1208 "msm_serial%d", port->line);
1209
1210 msm_init_clock(port);
1211
1212 if (likely(port->fifosize > 12))
1213 rfr_level = port->fifosize - 12;
1214 else
1215 rfr_level = port->fifosize;
1216
1217 /* set automatic RFR level */
1218 data = msm_read(port, MSM_UART_MR1);
1219
1220 if (msm_port->is_uartdm)
1221 mask = MSM_UART_DM_MR1_AUTO_RFR_LEVEL1;
1222 else
1223 mask = MSM_UART_MR1_AUTO_RFR_LEVEL1;
1224
1225 data &= ~mask;
1226 data &= ~MSM_UART_MR1_AUTO_RFR_LEVEL0;
1227 data |= mask & (rfr_level << 2);
1228 data |= MSM_UART_MR1_AUTO_RFR_LEVEL0 & rfr_level;
1229 msm_write(port, data, MSM_UART_MR1);
1230
1231 /* Disable DMA for console to prevent PIO/DMA collisions */
1232 if (msm_port->is_uartdm && !uart_console(port)) {
1233 msm_request_tx_dma(msm_port, msm_port->uart.mapbase);
1234 msm_request_rx_dma(msm_port, msm_port->uart.mapbase);
1235 }
1236
1237 ret = request_irq(port->irq, msm_uart_irq, IRQF_TRIGGER_HIGH,
1238 msm_port->name, port);
1239 if (unlikely(ret))
1240 goto err_irq;
1241
1242 return 0;
1243
1244err_irq:
1245 if (msm_port->is_uartdm)
1246 msm_release_dma(msm_port);
1247
1248 clk_disable_unprepare(msm_port->pclk);
1249 clk_disable_unprepare(msm_port->clk);
1250 dev_pm_opp_set_rate(port->dev, 0);
1251
1252 return ret;
1253}
1254
1255static void msm_shutdown(struct uart_port *port)
1256{
1257 struct msm_port *msm_port = to_msm_port(port);
1258
1259 msm_port->imr = 0;
1260 msm_write(port, 0, MSM_UART_IMR); /* disable interrupts */
1261
1262 if (msm_port->is_uartdm)
1263 msm_release_dma(msm_port);
1264
1265 clk_disable_unprepare(msm_port->clk);
1266 dev_pm_opp_set_rate(port->dev, 0);
1267
1268 free_irq(port->irq, port);
1269}
1270
1271static void msm_set_termios(struct uart_port *port, struct ktermios *termios,
1272 const struct ktermios *old)
1273{
1274 struct msm_port *msm_port = to_msm_port(port);
1275 struct msm_dma *dma = &msm_port->rx_dma;
1276 unsigned long flags;
1277 unsigned int baud, mr;
1278
1279 uart_port_lock_irqsave(port, &flags);
1280
1281 if (dma->chan) /* Terminate if any */
1282 msm_stop_dma(port, dma);
1283
1284 /* calculate and set baud rate */
1285 baud = uart_get_baud_rate(port, termios, old, 300, 4000000);
1286 baud = msm_set_baud_rate(port, baud, &flags);
1287 if (tty_termios_baud_rate(termios))
1288 tty_termios_encode_baud_rate(termios, baud, baud);
1289
1290 /* calculate parity */
1291 mr = msm_read(port, MSM_UART_MR2);
1292 mr &= ~MSM_UART_MR2_PARITY_MODE;
1293 if (termios->c_cflag & PARENB) {
1294 if (termios->c_cflag & PARODD)
1295 mr |= MSM_UART_MR2_PARITY_MODE_ODD;
1296 else if (termios->c_cflag & CMSPAR)
1297 mr |= MSM_UART_MR2_PARITY_MODE_SPACE;
1298 else
1299 mr |= MSM_UART_MR2_PARITY_MODE_EVEN;
1300 }
1301
1302 /* calculate bits per char */
1303 mr &= ~MSM_UART_MR2_BITS_PER_CHAR;
1304 switch (termios->c_cflag & CSIZE) {
1305 case CS5:
1306 mr |= MSM_UART_MR2_BITS_PER_CHAR_5;
1307 break;
1308 case CS6:
1309 mr |= MSM_UART_MR2_BITS_PER_CHAR_6;
1310 break;
1311 case CS7:
1312 mr |= MSM_UART_MR2_BITS_PER_CHAR_7;
1313 break;
1314 case CS8:
1315 default:
1316 mr |= MSM_UART_MR2_BITS_PER_CHAR_8;
1317 break;
1318 }
1319
1320 /* calculate stop bits */
1321 mr &= ~(MSM_UART_MR2_STOP_BIT_LEN_ONE | MSM_UART_MR2_STOP_BIT_LEN_TWO);
1322 if (termios->c_cflag & CSTOPB)
1323 mr |= MSM_UART_MR2_STOP_BIT_LEN_TWO;
1324 else
1325 mr |= MSM_UART_MR2_STOP_BIT_LEN_ONE;
1326
1327 /* set parity, bits per char, and stop bit */
1328 msm_write(port, mr, MSM_UART_MR2);
1329
1330 /* calculate and set hardware flow control */
1331 mr = msm_read(port, MSM_UART_MR1);
1332 mr &= ~(MSM_UART_MR1_CTS_CTL | MSM_UART_MR1_RX_RDY_CTL);
1333 if (termios->c_cflag & CRTSCTS) {
1334 mr |= MSM_UART_MR1_CTS_CTL;
1335 mr |= MSM_UART_MR1_RX_RDY_CTL;
1336 }
1337 msm_write(port, mr, MSM_UART_MR1);
1338
1339 /* Configure status bits to ignore based on termio flags. */
1340 port->read_status_mask = 0;
1341 if (termios->c_iflag & INPCK)
1342 port->read_status_mask |= MSM_UART_SR_PAR_FRAME_ERR;
1343 if (termios->c_iflag & (IGNBRK | BRKINT | PARMRK))
1344 port->read_status_mask |= MSM_UART_SR_RX_BREAK;
1345
1346 uart_update_timeout(port, termios->c_cflag, baud);
1347
1348 /* Try to use DMA */
1349 msm_start_rx_dma(msm_port);
1350
1351 uart_port_unlock_irqrestore(port, flags);
1352}
1353
1354static const char *msm_type(struct uart_port *port)
1355{
1356 return "MSM";
1357}
1358
1359static void msm_release_port(struct uart_port *port)
1360{
1361 struct platform_device *pdev = to_platform_device(port->dev);
1362 struct resource *uart_resource;
1363 resource_size_t size;
1364
1365 uart_resource = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1366 if (unlikely(!uart_resource))
1367 return;
1368 size = resource_size(uart_resource);
1369
1370 release_mem_region(port->mapbase, size);
1371 iounmap(port->membase);
1372 port->membase = NULL;
1373}
1374
1375static int msm_request_port(struct uart_port *port)
1376{
1377 struct platform_device *pdev = to_platform_device(port->dev);
1378 struct resource *uart_resource;
1379 resource_size_t size;
1380 int ret;
1381
1382 uart_resource = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1383 if (unlikely(!uart_resource))
1384 return -ENXIO;
1385
1386 size = resource_size(uart_resource);
1387
1388 if (!request_mem_region(port->mapbase, size, "msm_serial"))
1389 return -EBUSY;
1390
1391 port->membase = ioremap(port->mapbase, size);
1392 if (!port->membase) {
1393 ret = -EBUSY;
1394 goto fail_release_port;
1395 }
1396
1397 return 0;
1398
1399fail_release_port:
1400 release_mem_region(port->mapbase, size);
1401 return ret;
1402}
1403
1404static void msm_config_port(struct uart_port *port, int flags)
1405{
1406 int ret;
1407
1408 if (flags & UART_CONFIG_TYPE) {
1409 port->type = PORT_MSM;
1410 ret = msm_request_port(port);
1411 if (ret)
1412 return;
1413 }
1414}
1415
1416static int msm_verify_port(struct uart_port *port, struct serial_struct *ser)
1417{
1418 if (unlikely(ser->type != PORT_UNKNOWN && ser->type != PORT_MSM))
1419 return -EINVAL;
1420 if (unlikely(port->irq != ser->irq))
1421 return -EINVAL;
1422 return 0;
1423}
1424
1425static void msm_power(struct uart_port *port, unsigned int state,
1426 unsigned int oldstate)
1427{
1428 struct msm_port *msm_port = to_msm_port(port);
1429
1430 switch (state) {
1431 case 0:
1432 dev_pm_opp_set_rate(port->dev, port->uartclk);
1433 clk_prepare_enable(msm_port->clk);
1434 clk_prepare_enable(msm_port->pclk);
1435 break;
1436 case 3:
1437 clk_disable_unprepare(msm_port->clk);
1438 dev_pm_opp_set_rate(port->dev, 0);
1439 clk_disable_unprepare(msm_port->pclk);
1440 break;
1441 default:
1442 pr_err("msm_serial: Unknown PM state %d\n", state);
1443 }
1444}
1445
1446#ifdef CONFIG_CONSOLE_POLL
1447static int msm_poll_get_char_single(struct uart_port *port)
1448{
1449 struct msm_port *msm_port = to_msm_port(port);
1450 unsigned int rf_reg = msm_port->is_uartdm ? UARTDM_RF : MSM_UART_RF;
1451
1452 if (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_RX_READY))
1453 return NO_POLL_CHAR;
1454
1455 return msm_read(port, rf_reg) & 0xff;
1456}
1457
1458static int msm_poll_get_char_dm(struct uart_port *port)
1459{
1460 int c;
1461 static u32 slop;
1462 static int count;
1463 unsigned char *sp = (unsigned char *)&slop;
1464
1465 /* Check if a previous read had more than one char */
1466 if (count) {
1467 c = sp[sizeof(slop) - count];
1468 count--;
1469 /* Or if FIFO is empty */
1470 } else if (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_RX_READY)) {
1471 /*
1472 * If RX packing buffer has less than a word, force stale to
1473 * push contents into RX FIFO
1474 */
1475 count = msm_read(port, UARTDM_RXFS);
1476 count = (count >> UARTDM_RXFS_BUF_SHIFT) & UARTDM_RXFS_BUF_MASK;
1477 if (count) {
1478 msm_write(port, MSM_UART_CR_CMD_FORCE_STALE, MSM_UART_CR);
1479 slop = msm_read(port, UARTDM_RF);
1480 c = sp[0];
1481 count--;
1482 msm_write(port, MSM_UART_CR_CMD_RESET_STALE_INT, MSM_UART_CR);
1483 msm_write(port, 0xFFFFFF, UARTDM_DMRX);
1484 msm_write(port, MSM_UART_CR_CMD_STALE_EVENT_ENABLE, MSM_UART_CR);
1485 } else {
1486 c = NO_POLL_CHAR;
1487 }
1488 /* FIFO has a word */
1489 } else {
1490 slop = msm_read(port, UARTDM_RF);
1491 c = sp[0];
1492 count = sizeof(slop) - 1;
1493 }
1494
1495 return c;
1496}
1497
1498static int msm_poll_get_char(struct uart_port *port)
1499{
1500 u32 imr;
1501 int c;
1502 struct msm_port *msm_port = to_msm_port(port);
1503
1504 /* Disable all interrupts */
1505 imr = msm_read(port, MSM_UART_IMR);
1506 msm_write(port, 0, MSM_UART_IMR);
1507
1508 if (msm_port->is_uartdm)
1509 c = msm_poll_get_char_dm(port);
1510 else
1511 c = msm_poll_get_char_single(port);
1512
1513 /* Enable interrupts */
1514 msm_write(port, imr, MSM_UART_IMR);
1515
1516 return c;
1517}
1518
1519static void msm_poll_put_char(struct uart_port *port, unsigned char c)
1520{
1521 u32 imr;
1522 struct msm_port *msm_port = to_msm_port(port);
1523
1524 /* Disable all interrupts */
1525 imr = msm_read(port, MSM_UART_IMR);
1526 msm_write(port, 0, MSM_UART_IMR);
1527
1528 if (msm_port->is_uartdm)
1529 msm_reset_dm_count(port, 1);
1530
1531 /* Wait until FIFO is empty */
1532 while (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_READY))
1533 cpu_relax();
1534
1535 /* Write a character */
1536 msm_write(port, c, msm_port->is_uartdm ? UARTDM_TF : MSM_UART_TF);
1537
1538 /* Wait until FIFO is empty */
1539 while (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_READY))
1540 cpu_relax();
1541
1542 /* Enable interrupts */
1543 msm_write(port, imr, MSM_UART_IMR);
1544}
1545#endif
1546
1547static const struct uart_ops msm_uart_pops = {
1548 .tx_empty = msm_tx_empty,
1549 .set_mctrl = msm_set_mctrl,
1550 .get_mctrl = msm_get_mctrl,
1551 .stop_tx = msm_stop_tx,
1552 .start_tx = msm_start_tx,
1553 .stop_rx = msm_stop_rx,
1554 .enable_ms = msm_enable_ms,
1555 .break_ctl = msm_break_ctl,
1556 .startup = msm_startup,
1557 .shutdown = msm_shutdown,
1558 .set_termios = msm_set_termios,
1559 .type = msm_type,
1560 .release_port = msm_release_port,
1561 .request_port = msm_request_port,
1562 .config_port = msm_config_port,
1563 .verify_port = msm_verify_port,
1564 .pm = msm_power,
1565#ifdef CONFIG_CONSOLE_POLL
1566 .poll_get_char = msm_poll_get_char,
1567 .poll_put_char = msm_poll_put_char,
1568#endif
1569};
1570
1571static struct msm_port msm_uart_ports[] = {
1572 {
1573 .uart = {
1574 .iotype = UPIO_MEM,
1575 .ops = &msm_uart_pops,
1576 .flags = UPF_BOOT_AUTOCONF,
1577 .fifosize = 64,
1578 .line = 0,
1579 },
1580 },
1581 {
1582 .uart = {
1583 .iotype = UPIO_MEM,
1584 .ops = &msm_uart_pops,
1585 .flags = UPF_BOOT_AUTOCONF,
1586 .fifosize = 64,
1587 .line = 1,
1588 },
1589 },
1590 {
1591 .uart = {
1592 .iotype = UPIO_MEM,
1593 .ops = &msm_uart_pops,
1594 .flags = UPF_BOOT_AUTOCONF,
1595 .fifosize = 64,
1596 .line = 2,
1597 },
1598 },
1599};
1600
1601#define MSM_UART_NR ARRAY_SIZE(msm_uart_ports)
1602
1603static inline struct uart_port *msm_get_port_from_line(unsigned int line)
1604{
1605 return &msm_uart_ports[line].uart;
1606}
1607
1608#ifdef CONFIG_SERIAL_MSM_CONSOLE
1609static void __msm_console_write(struct uart_port *port, const char *s,
1610 unsigned int count, bool is_uartdm)
1611{
1612 unsigned long flags;
1613 int i;
1614 int num_newlines = 0;
1615 bool replaced = false;
1616 void __iomem *tf;
1617 int locked = 1;
1618
1619 if (is_uartdm)
1620 tf = port->membase + UARTDM_TF;
1621 else
1622 tf = port->membase + MSM_UART_TF;
1623
1624 /* Account for newlines that will get a carriage return added */
1625 for (i = 0; i < count; i++)
1626 if (s[i] == '\n')
1627 num_newlines++;
1628 count += num_newlines;
1629
1630 if (oops_in_progress)
1631 locked = uart_port_trylock_irqsave(port, &flags);
1632 else
1633 uart_port_lock_irqsave(port, &flags);
1634
1635 if (is_uartdm)
1636 msm_reset_dm_count(port, count);
1637
1638 i = 0;
1639 while (i < count) {
1640 int j;
1641 unsigned int num_chars;
1642 char buf[4] = { 0 };
1643
1644 if (is_uartdm)
1645 num_chars = min(count - i, (unsigned int)sizeof(buf));
1646 else
1647 num_chars = 1;
1648
1649 for (j = 0; j < num_chars; j++) {
1650 char c = *s;
1651
1652 if (c == '\n' && !replaced) {
1653 buf[j] = '\r';
1654 j++;
1655 replaced = true;
1656 }
1657 if (j < num_chars) {
1658 buf[j] = c;
1659 s++;
1660 replaced = false;
1661 }
1662 }
1663
1664 while (!(msm_read(port, MSM_UART_SR) & MSM_UART_SR_TX_READY))
1665 cpu_relax();
1666
1667 iowrite32_rep(tf, buf, 1);
1668 i += num_chars;
1669 }
1670
1671 if (locked)
1672 uart_port_unlock_irqrestore(port, flags);
1673}
1674
1675static void msm_console_write(struct console *co, const char *s,
1676 unsigned int count)
1677{
1678 struct uart_port *port;
1679 struct msm_port *msm_port;
1680
1681 BUG_ON(co->index < 0 || co->index >= MSM_UART_NR);
1682
1683 port = msm_get_port_from_line(co->index);
1684 msm_port = to_msm_port(port);
1685
1686 __msm_console_write(port, s, count, msm_port->is_uartdm);
1687}
1688
1689static int msm_console_setup(struct console *co, char *options)
1690{
1691 struct uart_port *port;
1692 int baud = 115200;
1693 int bits = 8;
1694 int parity = 'n';
1695 int flow = 'n';
1696
1697 if (unlikely(co->index >= MSM_UART_NR || co->index < 0))
1698 return -ENXIO;
1699
1700 port = msm_get_port_from_line(co->index);
1701
1702 if (unlikely(!port->membase))
1703 return -ENXIO;
1704
1705 msm_init_clock(port);
1706
1707 if (options)
1708 uart_parse_options(options, &baud, &parity, &bits, &flow);
1709
1710 pr_info("msm_serial: console setup on port #%d\n", port->line);
1711
1712 return uart_set_options(port, co, baud, parity, bits, flow);
1713}
1714
1715static void
1716msm_serial_early_write(struct console *con, const char *s, unsigned n)
1717{
1718 struct earlycon_device *dev = con->data;
1719
1720 __msm_console_write(&dev->port, s, n, false);
1721}
1722
1723static int __init
1724msm_serial_early_console_setup(struct earlycon_device *device, const char *opt)
1725{
1726 if (!device->port.membase)
1727 return -ENODEV;
1728
1729 device->con->write = msm_serial_early_write;
1730 return 0;
1731}
1732OF_EARLYCON_DECLARE(msm_serial, "qcom,msm-uart",
1733 msm_serial_early_console_setup);
1734
1735static void
1736msm_serial_early_write_dm(struct console *con, const char *s, unsigned n)
1737{
1738 struct earlycon_device *dev = con->data;
1739
1740 __msm_console_write(&dev->port, s, n, true);
1741}
1742
1743static int __init
1744msm_serial_early_console_setup_dm(struct earlycon_device *device,
1745 const char *opt)
1746{
1747 if (!device->port.membase)
1748 return -ENODEV;
1749
1750 /* Disable DM / single-character modes */
1751 msm_write(&device->port, 0, UARTDM_DMEN);
1752 msm_write(&device->port, MSM_UART_CR_CMD_RESET_RX, MSM_UART_CR);
1753 msm_write(&device->port, MSM_UART_CR_CMD_RESET_TX, MSM_UART_CR);
1754 msm_write(&device->port, MSM_UART_CR_TX_ENABLE, MSM_UART_CR);
1755
1756 device->con->write = msm_serial_early_write_dm;
1757 return 0;
1758}
1759OF_EARLYCON_DECLARE(msm_serial_dm, "qcom,msm-uartdm",
1760 msm_serial_early_console_setup_dm);
1761
1762static struct uart_driver msm_uart_driver;
1763
1764static struct console msm_console = {
1765 .name = "ttyMSM",
1766 .write = msm_console_write,
1767 .device = uart_console_device,
1768 .setup = msm_console_setup,
1769 .flags = CON_PRINTBUFFER,
1770 .index = -1,
1771 .data = &msm_uart_driver,
1772};
1773
1774#define MSM_CONSOLE (&msm_console)
1775
1776#else
1777#define MSM_CONSOLE NULL
1778#endif
1779
1780static struct uart_driver msm_uart_driver = {
1781 .owner = THIS_MODULE,
1782 .driver_name = "msm_serial",
1783 .dev_name = "ttyMSM",
1784 .nr = MSM_UART_NR,
1785 .cons = MSM_CONSOLE,
1786};
1787
1788static atomic_t msm_uart_next_id = ATOMIC_INIT(0);
1789
1790static const struct of_device_id msm_uartdm_table[] = {
1791 { .compatible = "qcom,msm-uartdm-v1.1", .data = (void *)UARTDM_1P1 },
1792 { .compatible = "qcom,msm-uartdm-v1.2", .data = (void *)UARTDM_1P2 },
1793 { .compatible = "qcom,msm-uartdm-v1.3", .data = (void *)UARTDM_1P3 },
1794 { .compatible = "qcom,msm-uartdm-v1.4", .data = (void *)UARTDM_1P4 },
1795 { }
1796};
1797
1798static int msm_serial_probe(struct platform_device *pdev)
1799{
1800 struct msm_port *msm_port;
1801 struct resource *resource;
1802 struct uart_port *port;
1803 const struct of_device_id *id;
1804 int irq, line, ret;
1805
1806 if (pdev->dev.of_node)
1807 line = of_alias_get_id(pdev->dev.of_node, "serial");
1808 else
1809 line = pdev->id;
1810
1811 if (line < 0)
1812 line = atomic_inc_return(&msm_uart_next_id) - 1;
1813
1814 if (unlikely(line < 0 || line >= MSM_UART_NR))
1815 return -ENXIO;
1816
1817 dev_info(&pdev->dev, "msm_serial: detected port #%d\n", line);
1818
1819 port = msm_get_port_from_line(line);
1820 port->dev = &pdev->dev;
1821 msm_port = to_msm_port(port);
1822
1823 id = of_match_device(msm_uartdm_table, &pdev->dev);
1824 if (id)
1825 msm_port->is_uartdm = (unsigned long)id->data;
1826 else
1827 msm_port->is_uartdm = 0;
1828
1829 msm_port->clk = devm_clk_get(&pdev->dev, "core");
1830 if (IS_ERR(msm_port->clk))
1831 return PTR_ERR(msm_port->clk);
1832
1833 if (msm_port->is_uartdm) {
1834 msm_port->pclk = devm_clk_get(&pdev->dev, "iface");
1835 if (IS_ERR(msm_port->pclk))
1836 return PTR_ERR(msm_port->pclk);
1837 }
1838
1839 ret = devm_pm_opp_set_clkname(&pdev->dev, "core");
1840 if (ret)
1841 return ret;
1842
1843 /* OPP table is optional */
1844 ret = devm_pm_opp_of_add_table(&pdev->dev);
1845 if (ret && ret != -ENODEV)
1846 return dev_err_probe(&pdev->dev, ret, "invalid OPP table\n");
1847
1848 port->uartclk = clk_get_rate(msm_port->clk);
1849 dev_info(&pdev->dev, "uartclk = %d\n", port->uartclk);
1850
1851 resource = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1852 if (unlikely(!resource))
1853 return -ENXIO;
1854 port->mapbase = resource->start;
1855
1856 irq = platform_get_irq(pdev, 0);
1857 if (unlikely(irq < 0))
1858 return -ENXIO;
1859 port->irq = irq;
1860 port->has_sysrq = IS_ENABLED(CONFIG_SERIAL_MSM_CONSOLE);
1861
1862 platform_set_drvdata(pdev, port);
1863
1864 return uart_add_one_port(&msm_uart_driver, port);
1865}
1866
1867static void msm_serial_remove(struct platform_device *pdev)
1868{
1869 struct uart_port *port = platform_get_drvdata(pdev);
1870
1871 uart_remove_one_port(&msm_uart_driver, port);
1872}
1873
1874static const struct of_device_id msm_match_table[] = {
1875 { .compatible = "qcom,msm-uart" },
1876 { .compatible = "qcom,msm-uartdm" },
1877 {}
1878};
1879MODULE_DEVICE_TABLE(of, msm_match_table);
1880
1881static int __maybe_unused msm_serial_suspend(struct device *dev)
1882{
1883 struct msm_port *port = dev_get_drvdata(dev);
1884
1885 uart_suspend_port(&msm_uart_driver, &port->uart);
1886
1887 return 0;
1888}
1889
1890static int __maybe_unused msm_serial_resume(struct device *dev)
1891{
1892 struct msm_port *port = dev_get_drvdata(dev);
1893
1894 uart_resume_port(&msm_uart_driver, &port->uart);
1895
1896 return 0;
1897}
1898
1899static const struct dev_pm_ops msm_serial_dev_pm_ops = {
1900 SET_SYSTEM_SLEEP_PM_OPS(msm_serial_suspend, msm_serial_resume)
1901};
1902
1903static struct platform_driver msm_platform_driver = {
1904 .remove = msm_serial_remove,
1905 .probe = msm_serial_probe,
1906 .driver = {
1907 .name = "msm_serial",
1908 .pm = &msm_serial_dev_pm_ops,
1909 .of_match_table = msm_match_table,
1910 },
1911};
1912
1913static int __init msm_serial_init(void)
1914{
1915 int ret;
1916
1917 ret = uart_register_driver(&msm_uart_driver);
1918 if (unlikely(ret))
1919 return ret;
1920
1921 ret = platform_driver_register(&msm_platform_driver);
1922 if (unlikely(ret))
1923 uart_unregister_driver(&msm_uart_driver);
1924
1925 pr_info("msm_serial: driver initialized\n");
1926
1927 return ret;
1928}
1929
1930static void __exit msm_serial_exit(void)
1931{
1932 platform_driver_unregister(&msm_platform_driver);
1933 uart_unregister_driver(&msm_uart_driver);
1934}
1935
1936module_init(msm_serial_init);
1937module_exit(msm_serial_exit);
1938
1939MODULE_AUTHOR("Robert Love <[email protected]>");
1940MODULE_DESCRIPTION("Driver for msm7x serial device");
1941MODULE_LICENSE("GPL");